- Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathCPU.cpp
More file actions
Latest commit
796 lines (683 loc) · 43.9 KB
/
Copy pathCPU.cpp
File metadata and controls
796 lines (683 loc) · 43.9 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
#include"CPU.h"
usingnamespaceUtils;
constuint8_t ClocksPerInstruction[] = {
// 0 1 2 3 4 5 6 7 8 9 A B C D E F
4, 12, 8, 8, 4, 4, 8, 4, 20, 8, 8, 8, 4, 4, 8, 4, // 0
4, 12, 8, 8, 4, 4, 8, 4, 12, 8, 8, 8, 4, 4, 8, 4, // 1
8, 12, 8, 8, 4, 4, 8, 4, 8, 8, 8, 8, 4, 4, 8, 4, // 2
8, 12, 8, 8, 12, 12, 12, 4, 8, 8, 8, 8, 4, 4, 8, 4, // 3
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // 4
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // 5
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // 6
8, 8, 8, 8, 8, 8, 4, 8, 4, 4, 4, 4, 4, 4, 8, 4, // 7
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // 8
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // 9
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // A
4, 4, 4, 4, 4, 4, 8, 4, 4, 4, 4, 4, 4, 4, 8, 4, // B
8, 12, 12, 16, 12, 16, 8, 16, 8, 16, 12, 4, 12, 24, 8, 16, // C
8, 12, 12, 0, 12, 16, 8, 16, 8, 16, 12, 0, 12, 0, 8, 16, // D
12, 12, 8, 0, 0, 16, 8, 16, 16, 4, 16, 0, 0, 0, 8, 16, // E
12, 12, 8, 4, 0, 16, 8, 16, 12, 8, 16, 4, 0, 0, 8, 16// F
};
CPU::CPU (MMU* _mmu) {
mmu = _mmu;
// Simulate Boot ROM
reg_AF = 0x11B0;
reg_BC = 0x0013;
reg_DE = 0x00D8;
reg_HL = 0x014D;
SP = 0xFFFE; // Setup Stack
PC = 0x0100;
// Setup I/O
mmu->SetByteAt (0xFF04, 0xAB);
mmu->SetByteAt (0xFF10, 0x80);
mmu->SetByteAt (0xFF11, 0xBF);
mmu->SetByteAt (0xFF12, 0xF3);
mmu->SetByteAt (0xFF14, 0xBF);
mmu->SetByteAt (0xFF16, 0x3F);
mmu->SetByteAt (0xFF19, 0xBF);
mmu->SetByteAt (0xFF1A, 0x7F);
mmu->SetByteAt (0xFF1B, 0xFF);
mmu->SetByteAt (0xFF1C, 0x9F);
mmu->SetByteAt (0xFF1E, 0xBF);
mmu->SetByteAt (0xFF20, 0xFF);
mmu->SetByteAt (0xFF23, 0xBF);
mmu->SetByteAt (0xFF24, 0x77);
mmu->SetByteAt (0xFF25, 0xF3);
mmu->SetByteAt (0xFF26, 0xF1);
mmu->SetByteAt (0xFF40, 0x91);
mmu->SetByteAt (0xFF47, 0xFC);
mmu->SetByteAt (0xFF48, 0xFF);
mmu->SetByteAt (0xFF49, 0xFF);
}
voidCPU::Debug () {
printf ("Registers:\n");
printf ("AF: 0x%04x\n", reg_AF);
printf ("BC: 0x%04x\n", reg_BC);
printf ("DE: 0x%04x\n", reg_DE);
printf ("HL: 0x%04x\n", reg_HL);
printf ("SP: 0x%04x\n", SP);
printf ("PC: 0x%04x\n", PC);
printf ("\n");
}
voidCPU::Interrupt (uint8_tID) {
/*
0x0040 VBlank Handler
0x0048 LCDC Handler
0x0050 Timer Overflow Handler
0x0058 Serial Transfer Completion Handler
0x0060 Joypad Input Handler
*/
uint8_t reg_IF = 0;
SetBit (reg_IF, ID, 1);
if (InterruptsEnabled) {
uint8_t reg_IE = mmu->GetByteAt (0xFFFF);
if (GetBit (reg_IE, ID)) { // Interrupt Enabled in IE
ClockCount += 20;
InterruptsEnabled = 0;
if (Halt)
ClockCount += 4;
Halt = 0;
StackPush (PC);
PC = 0x0040 + (ID << 3); // Jump to interrupt handler
}
}
mmu->SetByteAt (0xFF0F, reg_IF);
}
inlineuint8_tCPU::GetM () {
return mmu->GetByteAt (reg_HL);
}
inlinevoidCPU::SetM (uint8_t Value) {
mmu->SetByteAt (reg_HL, Value);
}
inlineuint16_tCPU::StackPop () {
uint16_t Value = mmu->GetWordAt (SP);
SP += 2;
return Value;
}
inlinevoidCPU::StackPush (uint16_t Value) {
SP -= 2;
mmu->SetWordAt (SP, Value);
}
inlinevoidCPU::SetZ (uint8_t Value) {
*reg_F &= 0b01111111;
*reg_F |= Value << 7;
flag_Z = Value;
}
inlinevoidCPU::SetN (uint8_t Value) {
*reg_F &= 0b10111111;
*reg_F |= Value << 6;
flag_N = Value;
}
inlinevoidCPU::SetH (uint8_t Value) {
*reg_F &= 0b11011111;
*reg_F |= Value << 5;
flag_H = Value;
}
inlinevoidCPU::SetC (uint8_t Value) {
*reg_F &= 0b11101111;
*reg_F |= Value << 4;
flag_C = Value;
}
inlineuint8_tCPU::GetCarry (uint16_t OpA, uint16_t OpB, uint8_t Carry, uint8_t BitNo) {
uint32_t Result = OpA + OpB + Carry;
return ((Result ^ OpA ^ OpB) >> BitNo) & 1;
}
inlinevoidCPU::SetFlagsAdd (uint8_t OpA, uint8_t OpB, uint8_t Carry, uint8_t CarrySetMode) {
// CarrySetMode: 0 - HC, 1 - C, 2 - H, 3 - None
uint8_t Result = OpA + OpB + Carry;
SetZ (Result == 0);
SetN (0);
if (CarrySetMode == 0 || CarrySetMode == 2) // H
SetH (GetCarry (OpA, OpB, Carry, 4));
if (CarrySetMode == 0 || CarrySetMode == 1) // C
SetC (GetCarry (OpA, OpB, Carry, 8));
}
inlinevoidCPU::SetFlagsSub (uint8_t OpA, uint8_t OpB, uint8_t Carry, uint8_t CarrySetMode) {
SetFlagsAdd (OpA, ~OpB, !Carry, CarrySetMode);
SetN (1);
if (CarrySetMode == 0 || CarrySetMode == 2)
SetH (!flag_H);
if (CarrySetMode == 0 || CarrySetMode == 1)
SetC (!flag_C);
}
voidCPU::Clock () {
if (Stopped)
return;
if (Halt) {
ClockCount += ClocksPerInstruction [0x00]; // Execute NOP
InstructionCount++;
return;
}
uint8_t Instruction = mmu->GetByteAt (PC++);
Execute (Instruction);
}
voidCPU::Execute (uint8_t Instruction) {
ClockCount += ClocksPerInstruction [Instruction];
InstructionCount++;
//printf ("0x%04x: Executing 0x%02x\n", PC - 1, Instruction);
flag_Z = GetBit (*reg_F, 7);
flag_N = GetBit (*reg_F, 6);
flag_H = GetBit (*reg_F, 5);
flag_C = GetBit (*reg_F, 4);
if (EnableInterruptsFlag) {
InterruptsEnabled = 1;
EnableInterruptsFlag = 0;
}
switch (Instruction) {
// Misc / Control
case0x00: break; // NOP
case0x10: printf ("[INFO] CPU Stopped\n"); Stopped = 1; break; // STOP
case0x76: if (InterruptsEnabled) Halt = 1; break; // HALT
case0xF3: InterruptsEnabled = 0; break; // DI
case0xFB: EnableInterruptsFlag = 1; break; // EI - Delay of one instruction
case0xCB: u8 = mmu->GetByteAt (PC++); // CB
ClockCount += 8;
switch (u8) {
case0x00: SetN (0); SetH (0); u8 = *reg_B >> 7; *reg_B <<= 1; *reg_B |= u8; SetC (u8); SetZ (*reg_B == 0); break; // RLC
case0x01: SetN (0); SetH (0); u8 = *reg_C >> 7; *reg_C <<= 1; *reg_C |= u8; SetC (u8); SetZ (*reg_C == 0); break; // RLC
case0x02: SetN (0); SetH (0); u8 = *reg_D >> 7; *reg_D <<= 1; *reg_D |= u8; SetC (u8); SetZ (*reg_D == 0); break; // RLC
case0x03: SetN (0); SetH (0); u8 = *reg_E >> 7; *reg_E <<= 1; *reg_E |= u8; SetC (u8); SetZ (*reg_E == 0); break; // RLC
case0x04: SetN (0); SetH (0); u8 = *reg_H >> 7; *reg_H <<= 1; *reg_H |= u8; SetC (u8); SetZ (*reg_H == 0); break; // RLC
case0x05: SetN (0); SetH (0); u8 = *reg_L >> 7; *reg_L <<= 1; *reg_L |= u8; SetC (u8); SetZ (*reg_L == 0); break; // RLC
case0x06: SetN (0); SetH (0); u8 = GetM () >> 7; SetM ((GetM () << 1) | u8); SetC (u8); SetZ (GetM () == 0); ClockCount += 8; break; // RLC
case0x07: SetN (0); SetH (0); u8 = *reg_A >> 7; *reg_A <<= 1; *reg_A |= u8; SetC (u8); SetZ (*reg_A == 0); break; // RLC
case0x08: SetN (0); SetH (0); u8 = *reg_B & 1; *reg_B >>= 1; *reg_B |= u8 << 7; SetC (u8); SetZ (*reg_B == 0); break; // RRC
case0x09: SetN (0); SetH (0); u8 = *reg_C & 1; *reg_C >>= 1; *reg_C |= u8 << 7; SetC (u8); SetZ (*reg_C == 0); break; // RRC
case0x0A: SetN (0); SetH (0); u8 = *reg_D & 1; *reg_D >>= 1; *reg_D |= u8 << 7; SetC (u8); SetZ (*reg_D == 0); break; // RRC
case0x0B: SetN (0); SetH (0); u8 = *reg_E & 1; *reg_E >>= 1; *reg_E |= u8 << 7; SetC (u8); SetZ (*reg_E == 0); break; // RRC
case0x0C: SetN (0); SetH (0); u8 = *reg_H & 1; *reg_H >>= 1; *reg_H |= u8 << 7; SetC (u8); SetZ (*reg_H == 0); break; // RRC
case0x0D: SetN (0); SetH (0); u8 = *reg_L & 1; *reg_L >>= 1; *reg_L |= u8 << 7; SetC (u8); SetZ (*reg_L == 0); break; // RRC
case0x0E: SetN (0); SetH (0); u8 = GetM () & 1; SetM ((GetM () >> 1) | (u8 << 7)); SetC (u8); SetZ (GetM () == 0); ClockCount += 8; break; // RRC
case0x0F: SetN (0); SetH (0); u8 = *reg_A & 1; *reg_A >>= 1; *reg_A |= u8 << 7; SetC (u8); SetZ (*reg_A == 0); break; // RRC
case0x10: SetN (0); SetH (0); u8 = *reg_B >> 7; *reg_B <<= 1; *reg_B |= flag_C; SetC (u8); SetZ (*reg_B == 0); break; // RL
case0x11: SetN (0); SetH (0); u8 = *reg_C >> 7; *reg_C <<= 1; *reg_C |= flag_C; SetC (u8); SetZ (*reg_C == 0); break; // RL
case0x12: SetN (0); SetH (0); u8 = *reg_D >> 7; *reg_D <<= 1; *reg_D |= flag_C; SetC (u8); SetZ (*reg_D == 0); break; // RL
case0x13: SetN (0); SetH (0); u8 = *reg_E >> 7; *reg_E <<= 1; *reg_E |= flag_C; SetC (u8); SetZ (*reg_E == 0); break; // RL
case0x14: SetN (0); SetH (0); u8 = *reg_H >> 7; *reg_H <<= 1; *reg_H |= flag_C; SetC (u8); SetZ (*reg_H == 0); break; // RL
case0x15: SetN (0); SetH (0); u8 = *reg_L >> 7; *reg_L <<= 1; *reg_L |= flag_C; SetC (u8); SetZ (*reg_L == 0); break; // RL
case0x16: SetN (0); SetH (0); u8 = GetM () >> 7; SetM ((GetM () << 1) | flag_C); SetC (u8); SetZ (GetM () == 0); ClockCount += 8; break; // RL
case0x17: SetN (0); SetH (0); u8 = *reg_A >> 7; *reg_A <<= 1; *reg_A |= flag_C; SetC (u8); SetZ (*reg_A == 0); break; // RL
case0x18: SetN (0); SetH (0); u8 = *reg_B & 1; *reg_B >>= 1; *reg_B |= flag_C << 7; SetC (u8); SetZ (*reg_B == 0); break; // RR
case0x19: SetN (0); SetH (0); u8 = *reg_C & 1; *reg_C >>= 1; *reg_C |= flag_C << 7; SetC (u8); SetZ (*reg_C == 0); break; // RR
case0x1A: SetN (0); SetH (0); u8 = *reg_D & 1; *reg_D >>= 1; *reg_D |= flag_C << 7; SetC (u8); SetZ (*reg_D == 0); break; // RR
case0x1B: SetN (0); SetH (0); u8 = *reg_E & 1; *reg_E >>= 1; *reg_E |= flag_C << 7; SetC (u8); SetZ (*reg_E == 0); break; // RR
case0x1C: SetN (0); SetH (0); u8 = *reg_H & 1; *reg_H >>= 1; *reg_H |= flag_C << 7; SetC (u8); SetZ (*reg_H == 0); break; // RR
case0x1D: SetN (0); SetH (0); u8 = *reg_L & 1; *reg_L >>= 1; *reg_L |= flag_C << 7; SetC (u8); SetZ (*reg_L == 0); break; // RR
case0x1E: SetN (0); SetH (0); u8 = GetM () & 1; SetM ((GetM () >> 1) | (flag_C << 7)); SetC (u8); SetZ (GetM () == 0); ClockCount += 8; break; // RR
case0x1F: SetN (0); SetH (0); u8 = *reg_A & 1; *reg_A >>= 1; *reg_A |= flag_C << 7; SetC (u8); SetZ (*reg_A == 0); break; // RR
case0x20: SetN (0); SetH (0); SetC (*reg_B >> 7); *reg_B <<= 1; SetZ (*reg_B == 0); break; // SLA
case0x21: SetN (0); SetH (0); SetC (*reg_C >> 7); *reg_C <<= 1; SetZ (*reg_C == 0); break; // SLA
case0x22: SetN (0); SetH (0); SetC (*reg_D >> 7); *reg_D <<= 1; SetZ (*reg_D == 0); break; // SLA
case0x23: SetN (0); SetH (0); SetC (*reg_E >> 7); *reg_E <<= 1; SetZ (*reg_E == 0); break; // SLA
case0x24: SetN (0); SetH (0); SetC (*reg_H >> 7); *reg_H <<= 1; SetZ (*reg_H == 0); break; // SLA
case0x25: SetN (0); SetH (0); SetC (*reg_L >> 7); *reg_L <<= 1; SetZ (*reg_L == 0); break; // SLA
case0x26: SetN (0); SetH (0); SetC (GetM () >> 7); SetM (GetM () << 1); SetZ (GetM () == 0); ClockCount += 8; break; // SLA
case0x27: SetN (0); SetH (0); SetC (*reg_A >> 7); *reg_A <<= 1; SetZ (*reg_A == 0); break; // SLA
case0x28: SetN (0); SetH (0); u8 = *reg_B >> 7; SetC (*reg_B & 1); *reg_B >>= 1; *reg_B |= u8 << 7; SetZ (*reg_B == 0); break; // SRA
case0x29: SetN (0); SetH (0); u8 = *reg_C >> 7; SetC (*reg_C & 1); *reg_C >>= 1; *reg_C |= u8 << 7; SetZ (*reg_C == 0); break; // SRA
case0x2A: SetN (0); SetH (0); u8 = *reg_D >> 7; SetC (*reg_D & 1); *reg_D >>= 1; *reg_D |= u8 << 7; SetZ (*reg_D == 0); break; // SRA
case0x2B: SetN (0); SetH (0); u8 = *reg_E >> 7; SetC (*reg_E & 1); *reg_E >>= 1; *reg_E |= u8 << 7; SetZ (*reg_E == 0); break; // SRA
case0x2C: SetN (0); SetH (0); u8 = *reg_H >> 7; SetC (*reg_H & 1); *reg_H >>= 1; *reg_H |= u8 << 7; SetZ (*reg_H == 0); break; // SRA
case0x2D: SetN (0); SetH (0); u8 = *reg_L >> 7; SetC (*reg_L & 1); *reg_L >>= 1; *reg_L |= u8 << 7; SetZ (*reg_L == 0); break; // SRA
case0x2E: SetN (0); SetH (0); u8 = GetM () >> 7; SetC (GetM () & 1); SetM ((GetM () >> 1) | (u8 << 7)); SetZ (GetM () == 0); ClockCount += 8; break; // SRA
case0x2F: SetN (0); SetH (0); u8 = *reg_A >> 7; SetC (*reg_A & 1); *reg_A >>= 1; *reg_A |= u8 << 7; SetZ (*reg_A == 0); break; // SRA
case0x30: SetN (0); SetH (0); SetC (0); SetZ (*reg_B == 0); *reg_B = (*reg_B << 4) | (*reg_B >> 4); break; // SWAP
case0x31: SetN (0); SetH (0); SetC (0); SetZ (*reg_C == 0); *reg_C = (*reg_C << 4) | (*reg_C >> 4); break; // SWAP
case0x32: SetN (0); SetH (0); SetC (0); SetZ (*reg_D == 0); *reg_D = (*reg_D << 4) | (*reg_D >> 4); break; // SWAP
case0x33: SetN (0); SetH (0); SetC (0); SetZ (*reg_E == 0); *reg_E = (*reg_E << 4) | (*reg_E >> 4); break; // SWAP
case0x34: SetN (0); SetH (0); SetC (0); SetZ (*reg_H == 0); *reg_H = (*reg_H << 4) | (*reg_H >> 4); break; // SWAP
case0x35: SetN (0); SetH (0); SetC (0); SetZ (*reg_L == 0); *reg_L = (*reg_L << 4) | (*reg_L >> 4); break; // SWAP
case0x36: SetN (0); SetH (0); SetC (0); SetZ (GetM () == 0); SetM ((GetM () << 4) | (GetM () >> 4)); ClockCount += 8; break; // SWAP
case0x37: SetN (0); SetH (0); SetC (0); SetZ (*reg_A == 0); *reg_A = (*reg_A << 4) | (*reg_A >> 4); break; // SWAP
case0x38: SetN (0); SetH (0); u8 = *reg_B & 1; *reg_B >>= 1; SetC (u8); SetZ (*reg_B == 0); break; // SRL
case0x39: SetN (0); SetH (0); u8 = *reg_C & 1; *reg_C >>= 1; SetC (u8); SetZ (*reg_C == 0); break; // SRL
case0x3A: SetN (0); SetH (0); u8 = *reg_D & 1; *reg_D >>= 1; SetC (u8); SetZ (*reg_D == 0); break; // SRL
case0x3B: SetN (0); SetH (0); u8 = *reg_E & 1; *reg_E >>= 1; SetC (u8); SetZ (*reg_E == 0); break; // SRL
case0x3C: SetN (0); SetH (0); u8 = *reg_H & 1; *reg_H >>= 1; SetC (u8); SetZ (*reg_H == 0); break; // SRL
case0x3D: SetN (0); SetH (0); u8 = *reg_L & 1; *reg_L >>= 1; SetC (u8); SetZ (*reg_L == 0); break; // SRL
case0x3E: SetN (0); SetH (0); u8 = GetM () & 1; SetM (GetM () >> 1); SetC (u8); SetZ (GetM () == 0); ClockCount += 8; break; // SRL
case0x3F: SetN (0); SetH (0); u8 = *reg_A & 1; *reg_A >>= 1; SetC (u8); SetZ (*reg_A == 0); break; // SRL
case0x40: SetZ ((*reg_B & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x41: SetZ ((*reg_C & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x42: SetZ ((*reg_D & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x43: SetZ ((*reg_E & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x44: SetZ ((*reg_H & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x45: SetZ ((*reg_L & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x46: SetZ ((GetM () & (1 << 0)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x47: SetZ ((*reg_A & (1 << 0)) == 0); SetN (0); SetH (1); break; // BIT
case0x48: SetZ ((*reg_B & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x49: SetZ ((*reg_C & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x4A: SetZ ((*reg_D & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x4B: SetZ ((*reg_E & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x4C: SetZ ((*reg_H & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x4D: SetZ ((*reg_L & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x4E: SetZ ((GetM () & (1 << 1)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x4F: SetZ ((*reg_A & (1 << 1)) == 0); SetN (0); SetH (1); break; // BIT
case0x50: SetZ ((*reg_B & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x51: SetZ ((*reg_C & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x52: SetZ ((*reg_D & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x53: SetZ ((*reg_E & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x54: SetZ ((*reg_H & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x55: SetZ ((*reg_L & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x56: SetZ ((GetM () & (1 << 2)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x57: SetZ ((*reg_A & (1 << 2)) == 0); SetN (0); SetH (1); break; // BIT
case0x58: SetZ ((*reg_B & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x59: SetZ ((*reg_C & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x5A: SetZ ((*reg_D & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x5B: SetZ ((*reg_E & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x5C: SetZ ((*reg_H & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x5D: SetZ ((*reg_L & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x5E: SetZ ((GetM () & (1 << 3)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x5F: SetZ ((*reg_A & (1 << 3)) == 0); SetN (0); SetH (1); break; // BIT
case0x60: SetZ ((*reg_B & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x61: SetZ ((*reg_C & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x62: SetZ ((*reg_D & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x63: SetZ ((*reg_E & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x64: SetZ ((*reg_H & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x65: SetZ ((*reg_L & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x66: SetZ ((GetM () & (1 << 4)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x67: SetZ ((*reg_A & (1 << 4)) == 0); SetN (0); SetH (1); break; // BIT
case0x68: SetZ ((*reg_B & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x69: SetZ ((*reg_C & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x6A: SetZ ((*reg_D & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x6B: SetZ ((*reg_E & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x6C: SetZ ((*reg_H & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x6D: SetZ ((*reg_L & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x6E: SetZ ((GetM () & (1 << 5)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x6F: SetZ ((*reg_A & (1 << 5)) == 0); SetN (0); SetH (1); break; // BIT
case0x70: SetZ ((*reg_B & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x71: SetZ ((*reg_C & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x72: SetZ ((*reg_D & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x73: SetZ ((*reg_E & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x74: SetZ ((*reg_H & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x75: SetZ ((*reg_L & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x76: SetZ ((GetM () & (1 << 6)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x77: SetZ ((*reg_A & (1 << 6)) == 0); SetN (0); SetH (1); break; // BIT
case0x78: SetZ ((*reg_B & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x79: SetZ ((*reg_C & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x7A: SetZ ((*reg_D & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x7B: SetZ ((*reg_E & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x7C: SetZ ((*reg_H & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x7D: SetZ ((*reg_L & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x7E: SetZ ((GetM () & (1 << 7)) == 0); SetN (0); SetH (1); ClockCount += 8; break; // BIT
case0x7F: SetZ ((*reg_A & (1 << 7)) == 0); SetN (0); SetH (1); break; // BIT
case0x80: *reg_B &= 0xFF ^ (1 << 0); break; // RES
case0x81: *reg_C &= 0xFF ^ (1 << 0); break; // RES
case0x82: *reg_D &= 0xFF ^ (1 << 0); break; // RES
case0x83: *reg_E &= 0xFF ^ (1 << 0); break; // RES
case0x84: *reg_H &= 0xFF ^ (1 << 0); break; // RES
case0x85: *reg_L &= 0xFF ^ (1 << 0); break; // RES
case0x86: SetM (GetM () & (0xFF ^ (1 << 0))); ClockCount += 8; break; // RES
case0x87: *reg_A &= 0xFF ^ (1 << 0); break; // RES
case0x88: *reg_B &= 0xFF ^ (1 << 1); break; // RES
case0x89: *reg_C &= 0xFF ^ (1 << 1); break; // RES
case0x8A: *reg_D &= 0xFF ^ (1 << 1); break; // RES
case0x8B: *reg_E &= 0xFF ^ (1 << 1); break; // RES
case0x8C: *reg_H &= 0xFF ^ (1 << 1); break; // RES
case0x8D: *reg_L &= 0xFF ^ (1 << 1); break; // RES
case0x8E: SetM (GetM () & (0xFF ^ (1 << 1))); ClockCount += 8; break; // RES
case0x8F: *reg_A &= 0xFF ^ (1 << 1); break; // RES
case0x90: *reg_B &= 0xFF ^ (1 << 2); break; // RES
case0x91: *reg_C &= 0xFF ^ (1 << 2); break; // RES
case0x92: *reg_D &= 0xFF ^ (1 << 2); break; // RES
case0x93: *reg_E &= 0xFF ^ (1 << 2); break; // RES
case0x94: *reg_H &= 0xFF ^ (1 << 2); break; // RES
case0x95: *reg_L &= 0xFF ^ (1 << 2); break; // RES
case0x96: SetM (GetM () & (0xFF ^ (1 << 2))); ClockCount += 8; break; // RES
case0x97: *reg_A &= 0xFF ^ (1 << 2); break; // RES
case0x98: *reg_B &= 0xFF ^ (1 << 3); break; // RES
case0x99: *reg_C &= 0xFF ^ (1 << 3); break; // RES
case0x9A: *reg_D &= 0xFF ^ (1 << 3); break; // RES
case0x9B: *reg_E &= 0xFF ^ (1 << 3); break; // RES
case0x9C: *reg_H &= 0xFF ^ (1 << 3); break; // RES
case0x9D: *reg_L &= 0xFF ^ (1 << 3); break; // RES
case0x9E: SetM (GetM () & (0xFF ^ (1 << 3))); ClockCount += 8; break; // RES
case0x9F: *reg_A &= 0xFF ^ (1 << 3); break; // RES
case0xA0: *reg_B &= 0xFF ^ (1 << 4); break; // RES
case0xA1: *reg_C &= 0xFF ^ (1 << 4); break; // RES
case0xA2: *reg_D &= 0xFF ^ (1 << 4); break; // RES
case0xA3: *reg_E &= 0xFF ^ (1 << 4); break; // RES
case0xA4: *reg_H &= 0xFF ^ (1 << 4); break; // RES
case0xA5: *reg_L &= 0xFF ^ (1 << 4); break; // RES
case0xA6: SetM (GetM () & (0xFF ^ (1 << 4))); ClockCount += 8; break; // RES
case0xA7: *reg_A &= 0xFF ^ (1 << 4); break; // RES
case0xA8: *reg_B &= 0xFF ^ (1 << 5); break; // RES
case0xA9: *reg_C &= 0xFF ^ (1 << 5); break; // RES
case0xAA: *reg_D &= 0xFF ^ (1 << 5); break; // RES
case0xAB: *reg_E &= 0xFF ^ (1 << 5); break; // RES
case0xAC: *reg_H &= 0xFF ^ (1 << 5); break; // RES
case0xAD: *reg_L &= 0xFF ^ (1 << 5); break; // RES
case0xAE: SetM (GetM () & (0xFF ^ (1 << 5))); ClockCount += 8; break; // RES
case0xAF: *reg_A &= 0xFF ^ (1 << 5); break; // RES
case0xB0: *reg_B &= 0xFF ^ (1 << 6); break; // RES
case0xB1: *reg_C &= 0xFF ^ (1 << 6); break; // RES
case0xB2: *reg_D &= 0xFF ^ (1 << 6); break; // RES
case0xB3: *reg_E &= 0xFF ^ (1 << 6); break; // RES
case0xB4: *reg_H &= 0xFF ^ (1 << 6); break; // RES
case0xB5: *reg_L &= 0xFF ^ (1 << 6); break; // RES
case0xB6: SetM (GetM () & (0xFF ^ (1 << 6))); ClockCount += 8; break; // RES
case0xB7: *reg_A &= 0xFF ^ (1 << 6); break; // RES
case0xB8: *reg_B &= 0xFF ^ (1 << 7); break; // RES
case0xB9: *reg_C &= 0xFF ^ (1 << 7); break; // RES
case0xBA: *reg_D &= 0xFF ^ (1 << 7); break; // RES
case0xBB: *reg_E &= 0xFF ^ (1 << 7); break; // RES
case0xBC: *reg_H &= 0xFF ^ (1 << 7); break; // RES
case0xBD: *reg_L &= 0xFF ^ (1 << 7); break; // RES
case0xBE: SetM (GetM () & (0xFF ^ (1 << 7))); ClockCount += 8; break; // RES
case0xBF: *reg_A &= 0xFF ^ (1 << 7); break; // RES
case0xC0: *reg_B |= 1 << 0; break; // SET
case0xC1: *reg_C |= 1 << 0; break; // SET
case0xC2: *reg_D |= 1 << 0; break; // SET
case0xC3: *reg_E |= 1 << 0; break; // SET
case0xC4: *reg_H |= 1 << 0; break; // SET
case0xC5: *reg_L |= 1 << 0; break; // SET
case0xC6: SetM (GetM () | (1 << 0)); ClockCount += 8; break; // SET
case0xC7: *reg_A |= 1 << 0; break; // SET
case0xC8: *reg_B |= 1 << 1; break; // SET
case0xC9: *reg_C |= 1 << 1; break; // SET
case0xCA: *reg_D |= 1 << 1; break; // SET
case0xCB: *reg_E |= 1 << 1; break; // SET
case0xCC: *reg_H |= 1 << 1; break; // SET
case0xCD: *reg_L |= 1 << 1; break; // SET
case0xCE: SetM (GetM () | (1 << 1)); ClockCount += 8; break; // SET
case0xCF: *reg_A |= 1 << 1; break; // SET
case0xD0: *reg_B |= 1 << 2; break; // SET
case0xD1: *reg_C |= 1 << 2; break; // SET
case0xD2: *reg_D |= 1 << 2; break; // SET
case0xD3: *reg_E |= 1 << 2; break; // SET
case0xD4: *reg_H |= 1 << 2; break; // SET
case0xD5: *reg_L |= 1 << 2; break; // SET
case0xD6: SetM (GetM () | (1 << 2)); ClockCount += 8; break; // SET
case0xD7: *reg_A |= 1 << 2; break; // SET
case0xD8: *reg_B |= 1 << 3; break; // SET
case0xD9: *reg_C |= 1 << 3; break; // SET
case0xDA: *reg_D |= 1 << 3; break; // SET
case0xDB: *reg_E |= 1 << 3; break; // SET
case0xDC: *reg_H |= 1 << 3; break; // SET
case0xDD: *reg_L |= 1 << 3; break; // SET
case0xDE: SetM (GetM () | (1 << 3)); ClockCount += 8; break; // SET
case0xDF: *reg_A |= 1 << 3; break; // SET
case0xE0: *reg_B |= 1 << 4; break; // SET
case0xE1: *reg_C |= 1 << 4; break; // SET
case0xE2: *reg_D |= 1 << 4; break; // SET
case0xE3: *reg_E |= 1 << 4; break; // SET
case0xE4: *reg_H |= 1 << 4; break; // SET
case0xE5: *reg_L |= 1 << 4; break; // SET
case0xE6: SetM (GetM () | (1 << 4)); ClockCount += 8; break; // SET
case0xE7: *reg_A |= 1 << 4; break; // SET
case0xE8: *reg_B |= 1 << 5; break; // SET
case0xE9: *reg_C |= 1 << 5; break; // SET
case0xEA: *reg_D |= 1 << 5; break; // SET
case0xEB: *reg_E |= 1 << 5; break; // SET
case0xEC: *reg_H |= 1 << 5; break; // SET
case0xED: *reg_L |= 1 << 5; break; // SET
case0xEE: SetM (GetM () | (1 << 5)); ClockCount += 8; break; // SET
case0xEF: *reg_A |= 1 << 5; break; // SET
case0xF0: *reg_B |= 1 << 6; break; // SET
case0xF1: *reg_C |= 1 << 6; break; // SET
case0xF2: *reg_D |= 1 << 6; break; // SET
case0xF3: *reg_E |= 1 << 6; break; // SET
case0xF4: *reg_H |= 1 << 6; break; // SET
case0xF5: *reg_L |= 1 << 6; break; // SET
case0xF6: SetM (GetM () | (1 << 6)); ClockCount += 8; break; // SET
case0xF7: *reg_A |= 1 << 6; break; // SET
case0xF8: *reg_B |= 1 << 7; break; // SET
case0xF9: *reg_C |= 1 << 7; break; // SET
case0xFA: *reg_D |= 1 << 7; break; // SET
case0xFB: *reg_E |= 1 << 7; break; // SET
case0xFC: *reg_H |= 1 << 7; break; // SET
case0xFD: *reg_L |= 1 << 7; break; // SET
case0xFE: SetM (GetM () | (1 << 7)); ClockCount += 8; break; // SET
case0xFF: *reg_A |= 1 << 7; break; // SET
}
break;
// Jumps / Calls
case0xC3: PC = mmu->GetWordAt(PC); break; // JP a16
case0xE9: PC = reg_HL; break; // JP HL
case0xC2: u16 = mmu->GetWordAt(PC); PC += 2; if (!flag_Z) {PC = u16; ClockCount += 4;} break; // JP NZ a16
case0xD2: u16 = mmu->GetWordAt(PC); PC += 2; if (!flag_C) {PC = u16; ClockCount += 4;} break; // JP NC a16
case0xCA: u16 = mmu->GetWordAt(PC); PC += 2; if (flag_Z) {PC = u16; ClockCount += 4;} break; // JP Z a16
case0xDA: u16 = mmu->GetWordAt(PC); PC += 2; if (flag_C) {PC = u16; ClockCount += 4;} break; // JP C a16
case0x18: i8 = mmu->GetByteAt (PC++); PC += i8; break; // JR
case0x28: i8 = mmu->GetByteAt (PC++); if (flag_Z) {PC += i8; ClockCount += 4;} break; // JR Z
case0x38: i8 = mmu->GetByteAt (PC++); if (flag_C) {PC += i8; ClockCount += 4;} break; // JR C
case0x20: i8 = mmu->GetByteAt (PC++); if (!flag_Z) {PC += i8; ClockCount += 4;} break; // JR NZ
case0x30: i8 = mmu->GetByteAt (PC++); if (!flag_C) {PC += i8; ClockCount += 4;} break; // JR NC
case0xCD: u16 = mmu->GetWordAt(PC); PC += 2; StackPush (PC); PC = u16; break; // CALL
case0xC4: u16 = mmu->GetWordAt(PC); PC += 2; if (!flag_Z) {StackPush (PC); PC = u16; ClockCount += 12;} break; // CALL NZ, a16
case0xD4: u16 = mmu->GetWordAt(PC); PC += 2; if (!flag_C) {StackPush (PC); PC = u16; ClockCount += 12;} break; // CALL NC, a16
case0xCC: u16 = mmu->GetWordAt(PC); PC += 2; if (flag_Z) {StackPush (PC); PC = u16; ClockCount += 12;} break; // CALL Z, a16
case0xDC: u16 = mmu->GetWordAt(PC); PC += 2; if (flag_C) {StackPush (PC); PC = u16; ClockCount += 12;} break; // CALL C, a16
case0xC9: PC = StackPop(); break; // RET
case0xD9: PC = StackPop(); InterruptsEnabled = 1; break; // RETI
case0xC0: if (!flag_Z) {PC = StackPop(); ClockCount += 12;} break; // RET NZ
case0xD0: if (!flag_C) {PC = StackPop(); ClockCount += 12;} break; // RET NC
case0xC8: if (flag_Z) {PC = StackPop(); ClockCount += 12;} break; // RET Z
case0xD8: if (flag_C) {PC = StackPop(); ClockCount += 12;} break; // RET C
case0xC7: StackPush (PC); PC = 0x00; break; // RST
case0xCF: StackPush (PC); PC = 0x08; break; // RST
case0xD7: StackPush (PC); PC = 0x10; break; // RST
case0xDF: StackPush (PC); PC = 0x18; break; // RST
case0xE7: StackPush (PC); PC = 0x20; break; // RST
case0xEF: StackPush (PC); PC = 0x28; break; // RST
case0xF7: StackPush (PC); PC = 0x30; break; // RST
case0xFF: StackPush (PC); PC = 0x38; break; // RST
// 8bit Loads / Moves
case0x02: mmu->SetByteAt (reg_BC, *reg_A); break; // LD n, A
case0x12: mmu->SetByteAt (reg_DE, *reg_A); break; // LD n, A
case0x22: mmu->SetByteAt (reg_HL++, *reg_A); break; // LD n, A
case0x32: mmu->SetByteAt (reg_HL--, *reg_A); break; // LD n, A
case0x0A: *reg_A = mmu->GetByteAt (reg_BC); break; // LD A, (BC)
case0x1A: *reg_A = mmu->GetByteAt (reg_DE); break; // LD A, (DE)
case0x2A: *reg_A = mmu->GetByteAt (reg_HL++); break; // LD, A (HL+)
case0x3A: *reg_A = mmu->GetByteAt (reg_HL--); break; // LD, A (HL+)
case0x06: *reg_B = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x0E: *reg_C = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x16: *reg_D = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x1E: *reg_E = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x26: *reg_H = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x2E: *reg_L = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x36: SetM (mmu->GetByteAt (PC++)); break; // LD nn, d8
case0x3E: *reg_A = mmu->GetByteAt (PC++); break; // LD nn, d8
case0x40: *reg_B = *reg_B; break; // LD r1, r2
case0x41: *reg_B = *reg_C; break; // LD r1, r2
case0x42: *reg_B = *reg_D; break; // LD r1, r2
case0x43: *reg_B = *reg_E; break; // LD r1, r2
case0x44: *reg_B = *reg_H; break; // LD r1, r2
case0x45: *reg_B = *reg_L; break; // LD r1, r2
case0x46: *reg_B = GetM (); break; // LD r1, r2
case0x47: *reg_B = *reg_A; break; // LD r1, r2
case0x48: *reg_C = *reg_B; break; // LD r1, r2
case0x49: *reg_C = *reg_C; break; // LD r1, r2
case0x4A: *reg_C = *reg_D; break; // LD r1, r2
case0x4B: *reg_C = *reg_E; break; // LD r1, r2
case0x4C: *reg_C = *reg_H; break; // LD r1, r2
case0x4D: *reg_C = *reg_L; break; // LD r1, r2
case0x4E: *reg_C = GetM (); break; // LD r1, r2
case0x4F: *reg_C = *reg_A; break; // LD r1, r2
case0x50: *reg_D = *reg_B; break; // LD r1, r2
case0x51: *reg_D = *reg_C; break; // LD r1, r2
case0x52: *reg_D = *reg_D; break; // LD r1, r2
case0x53: *reg_D = *reg_E; break; // LD r1, r2
case0x54: *reg_D = *reg_H; break; // LD r1, r2
case0x55: *reg_D = *reg_L; break; // LD r1, r2
case0x56: *reg_D = GetM (); break; // LD r1, r2
case0x57: *reg_D = *reg_A; break; // LD r1, r2
case0x58: *reg_E = *reg_B; break; // LD r1, r2
case0x59: *reg_E = *reg_C; break; // LD r1, r2
case0x5A: *reg_E = *reg_D; break; // LD r1, r2
case0x5B: *reg_E = *reg_E; break; // LD r1, r2
case0x5C: *reg_E = *reg_H; break; // LD r1, r2
case0x5D: *reg_E = *reg_L; break; // LD r1, r2
case0x5E: *reg_E = GetM (); break; // LD r1, r2
case0x5F: *reg_E = *reg_A; break; // LD r1, r2
case0x60: *reg_H = *reg_B; break; // LD r1, r2
case0x61: *reg_H = *reg_C; break; // LD r1, r2
case0x62: *reg_H = *reg_D; break; // LD r1, r2
case0x63: *reg_H = *reg_E; break; // LD r1, r2
case0x64: *reg_H = *reg_H; break; // LD r1, r2
case0x65: *reg_H = *reg_L; break; // LD r1, r2
case0x66: *reg_H = GetM (); break; // LD r1, r2
case0x67: *reg_H = *reg_A; break; // LD r1, r2
case0x68: *reg_L = *reg_B; break; // LD r1, r2
case0x69: *reg_L = *reg_C; break; // LD r1, r2
case0x6A: *reg_L = *reg_D; break; // LD r1, r2
case0x6B: *reg_L = *reg_E; break; // LD r1, r2
case0x6C: *reg_L = *reg_H; break; // LD r1, r2
case0x6D: *reg_L = *reg_L; break; // LD r1, r2
case0x6E: *reg_L = GetM (); break; // LD r1, r2
case0x6F: *reg_L = *reg_A; break; // LD r1, r2
case0x70: SetM (*reg_B); break; // LD r1, r2
case0x71: SetM (*reg_C); break; // LD r1, r2
case0x72: SetM (*reg_D); break; // LD r1, r2
case0x73: SetM (*reg_E); break; // LD r1, r2
case0x74: SetM (*reg_H); break; // LD r1, r2
case0x75: SetM (*reg_L); break; // LD r1, r2
case0x77: SetM (*reg_A); break; // LD r1, r2
case0x78: *reg_A = *reg_B; break; // LD r1, r2
case0x79: *reg_A = *reg_C; break; // LD r1, r2
case0x7A: *reg_A = *reg_D; break; // LD r1, r2
case0x7B: *reg_A = *reg_E; break; // LD r1, r2
case0x7C: *reg_A = *reg_H; break; // LD r1, r2
case0x7D: *reg_A = *reg_L; break; // LD r1, r2
case0x7E: *reg_A = GetM (); break; // LD r1, r2
case0x7F: *reg_A = *reg_A; break; // LD r1, r2
case0xE0: mmu->SetByteAt (0xFF00 + mmu->GetByteAt(PC++), *reg_A); break; // LDH (a8), A
case0xF0: *reg_A = mmu->GetByteAt (0xFF00 + mmu->GetByteAt(PC++)); break; // LDH A, (a8)
case0xE2: mmu->SetByteAt (0xFF00 + *reg_C, *reg_A); break; // LD (C), A
case0xF2: *reg_A = mmu->GetByteAt (0xFF00 + *reg_C); break; // LD A, (C)
case0xEA: mmu->SetByteAt (mmu->GetWordAt (PC), *reg_A); PC += 2; break; // LD n, A
case0xFA: *reg_A = mmu->GetByteAt (mmu->GetWordAt (PC)); PC += 2; break; // LD A, (nn)
// 16bit Loads / Moves
case0x01: reg_BC = mmu->GetWordAt (PC); PC += 2; break; // LD nn, d16
case0x11: reg_DE = mmu->GetWordAt (PC); PC += 2; break; // LD nn, d16
case0x21: reg_HL = mmu->GetWordAt (PC); PC += 2; break; // LD nn, d16
case0x31: SP = mmu->GetWordAt (PC); PC += 2; break; // LD nn, d16
case0xC1: reg_BC = StackPop (); break; // POP nn
case0xD1: reg_DE = StackPop (); break; // POP nn
case0xE1: reg_HL = StackPop (); break; // POP nn
case0xF1: reg_AF = StackPop (); *reg_F &= 0xF0; break; // POP nn
case0xC5: StackPush (reg_BC); break; // PUSH nn
case0xD5: StackPush (reg_DE); break; // PUSH nn
case0xE5: StackPush (reg_HL); break; // PUSH nn
case0xF5: StackPush (reg_AF); break; // PUSH nn
case0x08: mmu->SetWordAt (mmu->GetWordAt (PC), SP); PC += 2; break; // LD (a16), SP
case0xF8: i8 = mmu->GetByteAt (PC++); u16 = i8; SetFlagsAdd (SP, u16, 0, 0); SetZ (0); SetN (0); reg_HL = SP + i8; break; // LD HL, SP + r8
case0xF9: SP = reg_HL; break; // LD SP, HL
// 8bit Arithmetic / Logical
case0x04: SetFlagsAdd (*reg_B, 1, 0, 2); (*reg_B)++; break; // INC r
case0x14: SetFlagsAdd (*reg_D, 1, 0, 2); (*reg_D)++; break; // INC r
case0x24: SetFlagsAdd (*reg_H, 1, 0, 2); (*reg_H)++; break; // INC r
case0x34: SetFlagsAdd (GetM (), 1, 0, 2); SetM (GetM () + 1); break; // INC r
case0x05: SetFlagsSub (*reg_B, 1, 0, 2); (*reg_B)--; break; // DEC r
case0x15: SetFlagsSub (*reg_D, 1, 0, 2); (*reg_D)--; break; // DEC r
case0x25: SetFlagsSub (*reg_H, 1, 0, 2); (*reg_H)--; break; // DEC r
case0x35: SetFlagsSub (GetM (), 1, 0, 2); SetM (GetM () - 1); break; // DEC r
case0x27: if (flag_N) { if (flag_C) *reg_A -= 0x60; if (flag_H) *reg_A -= 0x06; } else { if (flag_C || *reg_A > 0x99) {*reg_A += 0x60; SetC (1);} if (flag_H || (*reg_A & 0x0F) > 0x09) *reg_A += 0x06; } SetZ (*reg_A == 0); SetH (0); break; // DAA
case0x37: SetN (0); SetH (0); SetC (1); break; // SCF
case0x0C: SetFlagsAdd (*reg_C, 1, 0, 2); (*reg_C)++; break; // INC r
case0x1C: SetFlagsAdd (*reg_E, 1, 0, 2); (*reg_E)++; break; // INC r
case0x2C: SetFlagsAdd (*reg_L, 1, 0, 2); (*reg_L)++; break; // INC r
case0x3C: SetFlagsAdd (*reg_A, 1, 0, 2); (*reg_A)++; break; // INC r
case0x0D: SetFlagsSub (*reg_C, 1, 0, 2); (*reg_C)--; break; // DEC r
case0x1D: SetFlagsSub (*reg_E, 1, 0, 2); (*reg_E)--; break; // DEC r
case0x2D: SetFlagsSub (*reg_L, 1, 0, 2); (*reg_L)--; break; // DEC r
case0x3D: SetFlagsSub (*reg_A, 1, 0, 2); (*reg_A)--; break; // DEC r
case0x2F: *reg_A = ~*reg_A; SetN (1); SetH (1); break; // CPL
case0x3F: SetC (!flag_C); SetN (0); SetH (0); break; // CCF
case0x80: SetFlagsAdd (*reg_A, *reg_B, 0, 0); *reg_A += *reg_B; break; // ADD r1, r2
case0x81: SetFlagsAdd (*reg_A, *reg_C, 0, 0); *reg_A += *reg_C; break; // ADD r1, r2
case0x82: SetFlagsAdd (*reg_A, *reg_D, 0, 0); *reg_A += *reg_D; break; // ADD r1, r2
case0x83: SetFlagsAdd (*reg_A, *reg_E, 0, 0); *reg_A += *reg_E; break; // ADD r1, r2
case0x84: SetFlagsAdd (*reg_A, *reg_H, 0, 0); *reg_A += *reg_H; break; // ADD r1, r2
case0x85: SetFlagsAdd (*reg_A, *reg_L, 0, 0); *reg_A += *reg_L; break; // ADD r1, r2
case0x86: SetFlagsAdd (*reg_A, GetM (), 0, 0); *reg_A += GetM (); break; // ADD r1, r2
case0x87: SetFlagsAdd (*reg_A, *reg_A, 0, 0); *reg_A += *reg_A; break; // ADD r1, r2
case0x88: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_B, flag_C, 0); *reg_A += *reg_B + u8; break; // ADC r1, r2
case0x89: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_C, flag_C, 0); *reg_A += *reg_C + u8; break; // ADC r1, r2
case0x8A: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_D, flag_C, 0); *reg_A += *reg_D + u8; break; // ADC r1, r2
case0x8B: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_E, flag_C, 0); *reg_A += *reg_E + u8; break; // ADC r1, r2
case0x8C: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_H, flag_C, 0); *reg_A += *reg_H + u8; break; // ADC r1, r2
case0x8D: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_L, flag_C, 0); *reg_A += *reg_L + u8; break; // ADC r1, r2
case0x8E: u8 = flag_C; SetFlagsAdd (*reg_A, GetM (), flag_C, 0); *reg_A += GetM () + u8; break; // ADC r1, r2
case0x8F: u8 = flag_C; SetFlagsAdd (*reg_A, *reg_A, flag_C, 0); *reg_A += *reg_A + u8; break; // ADC r1, r2
case0x90: SetFlagsSub (*reg_A, *reg_B, 0, 0); *reg_A -= *reg_B; break; // SUB r1, r2
case0x91: SetFlagsSub (*reg_A, *reg_C, 0, 0); *reg_A -= *reg_C; break; // SUB r1, r2
case0x92: SetFlagsSub (*reg_A, *reg_D, 0, 0); *reg_A -= *reg_D; break; // SUB r1, r2
case0x93: SetFlagsSub (*reg_A, *reg_E, 0, 0); *reg_A -= *reg_E; break; // SUB r1, r2
case0x94: SetFlagsSub (*reg_A, *reg_H, 0, 0); *reg_A -= *reg_H; break; // SUB r1, r2
case0x95: SetFlagsSub (*reg_A, *reg_L, 0, 0); *reg_A -= *reg_L; break; // SUB r1, r2
case0x96: SetFlagsSub (*reg_A, GetM (), 0, 0); *reg_A -= GetM (); break; // SUB r1, r2
case0x97: SetFlagsSub (*reg_A, *reg_A, 0, 0); *reg_A -= *reg_A; break; // SUB r1, r2
case0x98: u8 = flag_C; SetFlagsSub (*reg_A, *reg_B, flag_C, 0); *reg_A -= *reg_B + u8; break; // SBC r1, r2
case0x99: u8 = flag_C; SetFlagsSub (*reg_A, *reg_C, flag_C, 0); *reg_A -= *reg_C + u8; break; // SBC r1, r2
case0x9A: u8 = flag_C; SetFlagsSub (*reg_A, *reg_D, flag_C, 0); *reg_A -= *reg_D + u8; break; // SBC r1, r2
case0x9B: u8 = flag_C; SetFlagsSub (*reg_A, *reg_E, flag_C, 0); *reg_A -= *reg_E + u8; break; // SBC r1, r2
case0x9C: u8 = flag_C; SetFlagsSub (*reg_A, *reg_H, flag_C, 0); *reg_A -= *reg_H + u8; break; // SBC r1, r2
case0x9D: u8 = flag_C; SetFlagsSub (*reg_A, *reg_L, flag_C, 0); *reg_A -= *reg_L + u8; break; // SBC r1, r2
case0x9E: u8 = flag_C; SetFlagsSub (*reg_A, GetM (), flag_C, 0); *reg_A -= GetM () + u8; break; // SBC r1, r2
case0x9F: u8 = flag_C; SetFlagsSub (*reg_A, *reg_A, flag_C, 0); *reg_A -= *reg_A + u8; break; // SBC r1, r2
case0xA0: *reg_A &= *reg_B; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA1: *reg_A &= *reg_C; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA2: *reg_A &= *reg_D; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA3: *reg_A &= *reg_E; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA4: *reg_A &= *reg_H; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA5: *reg_A &= *reg_L; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA6: *reg_A &= GetM (); SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA7: *reg_A &= *reg_A; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND r
case0xA8: *reg_A ^= *reg_B; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xA9: *reg_A ^= *reg_C; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAA: *reg_A ^= *reg_D; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAB: *reg_A ^= *reg_E; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAC: *reg_A ^= *reg_H; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAD: *reg_A ^= *reg_L; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAE: *reg_A ^= GetM (); SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xAF: *reg_A ^= *reg_A; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR r
case0xB0: *reg_A |= *reg_B; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB1: *reg_A |= *reg_C; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB2: *reg_A |= *reg_D; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB3: *reg_A |= *reg_E; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB4: *reg_A |= *reg_H; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB5: *reg_A |= *reg_L; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB6: *reg_A |= GetM (); SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB7: *reg_A |= *reg_A; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR r
case0xB8: SetFlagsSub (*reg_A, *reg_B, 0, 0); break; // CP r
case0xB9: SetFlagsSub (*reg_A, *reg_C, 0, 0); break; // CP r
case0xBA: SetFlagsSub (*reg_A, *reg_D, 0, 0); break; // CP r
case0xBB: SetFlagsSub (*reg_A, *reg_E, 0, 0); break; // CP r
case0xBC: SetFlagsSub (*reg_A, *reg_H, 0, 0); break; // CP r
case0xBD: SetFlagsSub (*reg_A, *reg_L, 0, 0); break; // CP r
case0xBE: SetFlagsSub (*reg_A, GetM (), 0, 0); break; // CP r
case0xBF: SetFlagsSub (*reg_A, *reg_A, 0, 0); break; // CP r
case0xC6: u8 = mmu->GetByteAt (PC++); SetFlagsAdd (*reg_A, u8, 0, 0); *reg_A += u8; break; // ADD A, d8
case0xD6: u8 = mmu->GetByteAt (PC++); SetFlagsSub (*reg_A, u8, 0, 0); *reg_A -= u8; break; // SUB A, d8
case0xE6: u8 = mmu->GetByteAt (PC++); *reg_A &= u8; SetZ (*reg_A == 0); SetN (0); SetH (1); SetC (0); break; // AND A, d8
case0xF6: u8 = mmu->GetByteAt (PC++); *reg_A |= u8; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // OR A, d8
case0xCE: i8 = flag_C; u8 = mmu->GetByteAt (PC++); SetFlagsAdd (*reg_A, u8, flag_C, 0); *reg_A += u8 + i8; break; // ADD A, d8
case0xDE: i8 = flag_C; u8 = mmu->GetByteAt (PC++); SetFlagsSub (*reg_A, u8, flag_C, 0); *reg_A -= u8 + i8; break; // SUB A, d8
case0xEE: u8 = mmu->GetByteAt (PC++); *reg_A ^= u8; SetZ (*reg_A == 0); SetN (0); SetH (0); SetC (0); break; // XOR A, d8
case0xFE: u8 = mmu->GetByteAt (PC++); SetFlagsSub (*reg_A, u8, 0, 0); break; // CP A, d8
// 16bit Arithmetic / Logical
case0x03: reg_BC++; break; // INC rr
case0x13: reg_DE++; break; // INC rr
case0x23: reg_HL++; break; // INC rr
case0x33: SP++; break; // INC rr
case0x09: SetN (0); SetH (GetCarry (reg_HL, reg_BC, 0, 12)); SetC (GetCarry (reg_HL, reg_BC, 0, 16)); reg_HL += reg_BC; break; // ADD rr, rr
case0x19: SetN (0); SetH (GetCarry (reg_HL, reg_DE, 0, 12)); SetC (GetCarry (reg_HL, reg_DE, 0, 16)); reg_HL += reg_DE; break; // ADD rr, rr
case0x29: SetN (0); SetH (GetCarry (reg_HL, reg_HL, 0, 12)); SetC (GetCarry (reg_HL, reg_HL, 0, 16)); reg_HL += reg_HL; break; // ADD rr, rr
case0x39: SetN (0); SetH (GetCarry (reg_HL, SP, 0, 12)); SetC (GetCarry (reg_HL, SP, 0, 16)); reg_HL += SP; break; // ADD rr, rr
case0x0B: reg_BC--; break; // DEC rr
case0x1B: reg_DE--; break; // DEC rr
case0x2B: reg_HL--; break; // DEC rr
case0x3B: SP--; break; // DEC rr
case0xE8: i8 = mmu->GetByteAt (PC++); u16 = i8; SetFlagsAdd (SP, u16, 0, 0); SetZ (0); SetN (0); SP += i8; break; // ADD SP, r8
// 8bit Rotation / Shifts
case0x07: SetZ (0); SetN (0); SetH (0); u8 = *reg_A >> 7; *reg_A <<= 1; *reg_A |= u8; SetC (u8); break; // RLCA
case0x17: SetZ (0); SetN (0); SetH (0); u8 = *reg_A >> 7; *reg_A <<= 1; *reg_A |= flag_C; SetC (u8); break; // RLA
case0x0F: SetZ (0); SetN (0); SetH (0); u8 = *reg_A & 1; *reg_A >>= 1; *reg_A |= u8 << 7; SetC (u8); break; // RRCA
case0x1F: SetZ (0); SetN (0); SetH (0); u8 = *reg_A & 1; *reg_A >>= 1; *reg_A |= flag_C << 7; SetC (u8); break; // RRA
default:
printf ("[ERR] Unknown Opcode: 0x%02x At 0x%04x\n", Instruction, PC - 1);
}
}