Highlights
- Pro
Pinned Loading
- esp-computer-vision
esp-computer-vision PublicInterfacing the ESP32c3 microcontroller with an ArduCAM and Icebreaker FPGA to perform image processing and computer vision
Python 3
- FPGA-Based-TPU
FPGA-Based-TPU PublicTPU designed on DE1-SoC FPGA for 4096x4096 sparse MM and convolution for UC Davis Senior Design 2023 with Austin York, Gurkirat Dhillon, and Kent Cassidy.
SystemVerilog 2
- Chisel-TPU-Parameterized
Chisel-TPU-Parameterized PublicTPU designed using Chisel to support a parameterizable systolic array and input bitwidths, as well as natively supporting convolution. Designed for CSE 228 Agile Hardware Design SQ25 with Ella Lehavi.
Scala
- clash_star_tracker
clash_star_tracker PublicPython Program to process Clash of Clans screenshots to track team performance over time leveraging machine learning, adaptive thresholding, and well-designed data structures.
Python
- MIS-Timer
MIS-Timer PublicGiven an OPENRoad subcircuit file, this program will use SPICE to simulate worst-case speed-up and slow-down due to the Multiple-Input-Switching effect. Designed for CSE 222B Advanced VLSI SQ25 wit…
Python
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.
