All issues

Search results

Add design name to CI label

Status: Open.

#52In ChipFlow/chipflow-examples;

· robtaylor opened on Aug 7, 2025

Move simulation and software infrastructure to chipflow-lib

Status: Open.

#32In ChipFlow/chipflow-examples;

· robtaylor opened on Apr 29, 2025

Fix FPGA board deployment and move to chipflow-lib

Status: Open.

#31In ChipFlow/chipflow-examples;

· robtaylor opened on Apr 29, 2025

Fix importlib.resources usage in simulation

Status: Open.

#30In ChipFlow/chipflow-examples;

· robtaylor opened on Apr 29, 2025

Use chipflow-lib for target software build step

Status: Open.

#27In ChipFlow/chipflow-examples;

· gatecat opened on Apr 14, 2025

Get the FPGA stuff working on ULX3S and reduce duplicated code as much as possible

Status: Open.

#26In ChipFlow/chipflow-examples;

· gatecat opened on Apr 14, 2025

Split out sim models and main.cc sim cxxrtl driver generation to chipflow-lib

Status: Open.

#25In ChipFlow/chipflow-examples;

· gatecat opened on Apr 14, 2025

Test frontend side on Windows

Status: Open.

#24In ChipFlow/chipflow-examples;

· gatecat opened on Apr 14, 2025

Add User Docs

Status: Open.

#15In ChipFlow/chipflow-examples;

· robtaylor opened on Mar 17, 2025