Skip to content

Actions: CodeLinaro/executorch

Actions

Test RISC-V Backend

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
riscv64.yml
201 workflow runs
201 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Test RISC-V Backend Test RISC-V Backend #201: Scheduled
Queuedmain
main
Queued
Qualcomm AI Engine Direct - Fix a QNN crash on AMD (#22543) Test RISC-V Backend #200: Commit 9036d84 pushed by zhaoxul-qti
Queuedmain
main
Queued
Arm backend: Delegate reflection padding on U55 Test RISC-V Backend #199: Commit 843f77e pushed by qti-horodnic
 1d 0h 0m 3s main
main
 1d 0h 0m 3s
Arm backend: Add pre-decomposition partitioner pipeline (#22514) Test RISC-V Backend #198: Commit c8d5189 pushed by quic-boyuc
 1d 0h 0m 11s main
main
 1d 0h 0m 11s
Test RISC-V Backend Test RISC-V Backend #197: Scheduled
1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #196: Scheduled
1d 0h 0m 4s main
main
 1d 0h 0m 4s
Enable use_sdpa_with_kv_cache in the qwen3_5 example config (#22390) Test RISC-V Backend #195: Commit 5b829f9 pushed by qti-horodnic
 1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #194: Scheduled
1d 0h 0m 5s main
main
 1d 0h 0m 5s
Test RISC-V Backend Test RISC-V Backend #193: Scheduled
21h 6m 45s main
main
 21h 6m 45s
Test RISC-V Backend Test RISC-V Backend #192: Scheduled
1d 0h 0m 3s main
main
 1d 0h 0m 3s
Qualcomm AI Engine Direct - [GenAI Pipeline] PR6: Compilation & infer… Test RISC-V Backend #191: Commit c27baa8 pushed by qti-horodnic
 1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #190: Scheduled
1d 0h 0m 4s main
main
 1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #189: Scheduled
17h 51m 19s main
main
 17h 51m 19s
arm: extend CMSIS-Pack smoke test to Cortex-M (#22113) Test RISC-V Backend #188: Commit 7f4b8ad pushed by qti-horodnic
 1d 0h 0m 2s main
main
 1d 0h 0m 2s
Skip redundant recompile after permute propagation retrace (#21696) Test RISC-V Backend #187: Commit d0c2da3 pushed by qti-horodnic
 1d 0h 0m 2s main
main
 1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #186: Scheduled
1d 0h 0m 2s main
main
 1d 0h 0m 2s
Test RISC-V Backend Test RISC-V Backend #185: Scheduled
1d 0h 0m 2s main
main
 1d 0h 0m 2s
Fold DyT affine maps into following convolutions (#21953) (#21953) Test RISC-V Backend #184: Commit a77eb9f pushed by qti-horodnic
 1d 0h 0m 6s main
main
 1d 0h 0m 6s
Arm backend: Remove RESIZE that don't change shape Test RISC-V Backend #183: Commit 41d29de pushed by quic-boyuc
 1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #182: Scheduled
1d 0h 0m 4s main
main
 1d 0h 0m 4s
Test RISC-V Backend Test RISC-V Backend #181: Scheduled
23h 53m 55s main
main
 23h 53m 55s
Test RISC-V Backend Test RISC-V Backend #180: Scheduled
1d 0h 0m 2s main
main
 1d 0h 0m 2s
Ship the CUDA Windows import library only in CUDA builds (#22054) Test RISC-V Backend #179: Commit cff6f4d pushed by chenweng-quic
 1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #178: Scheduled
1d 0h 0m 3s main
main
 1d 0h 0m 3s
Test RISC-V Backend Test RISC-V Backend #177: Scheduled
23h 53m 16s main
main
 23h 53m 16s