Popular repositories Loading
- verilog-alu-project
verilog-alu-project PublicParametric N-bit Arithmetic Logic Unit (ALU) supporting arithmetic, logical, shift, and comparison operations with real-time status flag generation in Verilog HDL.
Verilog
- Intelligent-Traffic-Light-Controller
Intelligent-Traffic-Light-Controller PublicFSM-based Intelligent Traffic Light Controller designed and verified using Verilog HDL with adaptive signal timing, pedestrian support, emergency vehicle priority, and night mode operation.
Verilog
- 32-bit-multicycle-mips-cpu
32-bit-multicycle-mips-cpu PublicSynthesizable 32-bit multi-cycle MIPS processor core in Verilog HDL featuring an FSM controller, unified memory architecture, and verified on Xilinx Artix-7 FPGA using Vivado.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.