- Tsinghua University
- Beijing
Pinned Loading
- gnn-acceleration-framework-with-FPGA
gnn-acceleration-framework-with-FPGA Publicincluding compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
- RTL_library_of_basic_hardware_units
RTL_library_of_basic_hardware_units PublicHere are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
- face_recognation_with_caffe_and_DPU
face_recognation_with_caffe_and_DPU PublicFace Recognition Application based on CPU Version of Caffe and FPGA accelerator based on PCIE Interface, programed with python, C++, multithread, opencv2
- Program_Design-Tetris
Program_Design-Tetris PublicTetris program running in cmd line of windows system, written in C++. Windows命令行游戏,俄罗斯方块
C++
- Gaussian_noise_on_LeNet_experiment
Gaussian_noise_on_LeNet_experiment PublicGaussian noise on Lenet experiment with pytorch. Lenet神经网络上的高斯噪声传播实验.
Jupyter Notebook
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.

