Physical Design Trainee at Maven silicon | VLSI | Physical Design Engineer | Synthesis | Floor planning | Power planning | Placement | CTS | Routing | STA | DRC
- Maven silicon
- bangalore
-
11:44
(UTC -12:00) - https://www.linkedin.com/in/manjunatha-km?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app
Popular repositories Loading
- IEEE-754-32-bit-Floating-Point-Subtraction-Verilog
IEEE-754-32-bit-Floating-Point-Subtraction-Verilog PublicThis project implements a single-precision IEEE-754 floating-point subtraction unit using Verilog HDL. It performs sign handling, exponent alignment, mantissa subtraction, and result normalization.…
Verilog 1
- Sales-Forecasting-for-Retail
Sales-Forecasting-for-Retail PublicThis repository contains a Retail Sales Forecasting project that predicts future sales for retail stores using historical sales data, seasonal trends, and external factors. The project demonstrates…
- 32-bit-ALU-Design-and-Functional-Verification-Verilog
32-bit-ALU-Design-and-Functional-Verification-Verilog PublicRTL design and functional verification of a 32-bit ALU using Verilog HDL. Supports arithmetic, logical, and shift operations with corner-case handling such as divide-by-zero, underflow, and tri-sta…
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.