Skip to content
View Manju7882's full-sized avatar

Block or report Manju7882

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. IEEE-754-32-bit-Floating-Point-Subtraction-Verilog IEEE-754-32-bit-Floating-Point-Subtraction-VerilogPublic

    This project implements a single-precision IEEE-754 floating-point subtraction unit using Verilog HDL. It performs sign handling, exponent alignment, mantissa subtraction, and result normalization.…

    Verilog 1

  2. Sales-Forecasting-for-Retail Sales-Forecasting-for-RetailPublic

    This repository contains a Retail Sales Forecasting project that predicts future sales for retail stores using historical sales data, seasonal trends, and external factors. The project demonstrates…

  3. 32-bit-ALU-Design-and-Functional-Verification-Verilog 32-bit-ALU-Design-and-Functional-Verification-VerilogPublic

    RTL design and functional verification of a 32-bit ALU using Verilog HDL. Supports arithmetic, logical, and shift operations with corner-case handling such as divide-by-zero, underflow, and tri-sta…

    Verilog