Uh oh!
There was an error while loading. Please reload this page.
Actions: Minres/DBT-RISE-RISCV
Actions
Showing runs from all workflows
158 workflow runs
158 workflow runs
Changes register alias name handling for RVE based cores
CI
#34:
Commit f14847a
pushed
by
eyck
updates src/vm/interp/vm_tgc5c.cpp with latest CoreDSL changes
CI
#31:
Commit 648be18
pushed
by
eyck
updates interp/vm_tgc5c according to latest coredsl gen
CI
#30:
Commit 19bdd3a
pushed
by
eyck
changes default number of PMP addr registers to 16 (standard for RV32)
CI
#24:
Commit 6c80009
pushed
by
eyck
adds option to exclude generic cores from build to speedup build
CI
#23:
Commit b0ffd4c
pushed
by
eyck
updates core hash in FetchContent
CI
#20:
Commit 8da8ebe
pushed
by
EAlexJ
Merge branch 'main' into feature/iif_upgrades
CI
#18:
Commit 2875f35
pushed
by
EAlexJ
fixes [m|s]i[p|e] read/write access and use of respective registers
CI
#17:
Commit d921fe4
pushed
by
eyck
updates dbt-rise-core commit for standalone build
CI
#16:
Commit 6df869d
pushed
by
eyck
updates dbt-rise-core commit for standalone build
CI
#14:
Commit 4849b4a
pushed
by
eyck
adds support for AIA registers in 32bit mode
CI
#12:
Commit 6948577
pushed
by
eyck