NYU Machine-Learning guided Design Automation (MLDA)

Pinned Loading

1. OpenABCOpenABCPublic

   OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.

   Verilog 151 24

2. ABC-RLABC-RLPublic

   This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.

   Verilog 10 2

3. robust-pnr-timerobust-pnr-timePublic

   Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"

   Verilog 7 3

4. ALMOSTALMOSTPublic

   ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning

   Verilog 3