Skip to content
View OP-Patel's full-sized avatar

Block or report OP-Patel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cv-acceleratorcv-acceleratorPublic

    FPGA-accelerated real-time camera edge detection over Ethernet (Arty A7-100T)

    SystemVerilog

  2. optical-dspoptical-dspPublic

    FPGA optical-communications prototype for Arty A7-100T

    SystemVerilog

  3. pa-lpf-pcbpa-lpf-pcbPublic

    Class E Power Amplifier + 7 Stage Low Pass Filter

  4. wearalertwearalertPublic

    WearAlert: WiFi-Based Fall Detection System (STM32, ESP32, 3D printing) + Streamlit Dashboard

    HTML

  5. GomokuGomokuPublic

    Gomoku on a DE1-SoC Board

    Verilog 1

  6. human-benchmarkhuman-benchmarkPublic

    De1-SoC implementation of the popular Human Benchmark Memory game

    C