Popular repositories Loading

1. Verilog_Learning_Codes Verilog_Learning_CodesPublic

   A comprehensive collection of Verilog HDL modules. This repository covers fundamentals, combinational and sequential circuits, Finite State Machines (FSMs), and memory architectures, targeting appl…

   Verilog 1

2. UART-Design-Verification UART-Design-VerificationPublic

   A synthesizable UART design with an AMBA APB3 slave interface. Verified using SystemVerilog, Assertions (SVA), and functional coverage.

   SystemVerilog

3. Arbiter ArbiterPublic

   this is repo is to show the results of my Arbiter Minor project

4. Arduino-Smart-Lock Arduino-Smart-LockPublic

   C++

5. AXI4-Design-Verification AXI4-Design-VerificationPublic

   Synthesizable AXI4 Full Slave Memory Controller and a production-grade UVM 1.2 testbench environment in SystemVerilog. Features 5-channel full-duplex transactions, FIXED/INCR/WRAP bursts, WSTRB byt…

   SystemVerilog

6. riscv-soc-subsystem riscv-soc-subsystemPublic

   A complete System-on-Chip (SoC) built around the PicoRV32 RISC-V processor core, featuring an AXI4-Lite bus, boot ROM, SRAM, and UART peripheral. The project spans bare-metal firmware development, …

   Verilog