Skip to content
View RedFlag2017's full-sized avatar
🎯
Focusing
🎯
Focusing
  • China

Block or report RedFlag2017

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rocket-soc-tbrocket-soc-tbPublic

    A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs

    Verilog 11 5

  2. rs-codecrs-codecPublic

    Reed Solomon Encoder and Decoder Digital IP

    Verilog 22 5

  3. road_crack_detectroad_crack_detectPublic

    Detect crack and holes in pavement images using DeepLearning(CNN).

    Python 2 1

  4. ovm_tutorialovm_tutorialPublic

    This is a tutorial for OVM (Open Verification Methodology) testbench .

    SystemVerilog 1 1

  5. freedomfreedomPublic

    Forked from sifive/freedom

    Scala 1

  6. e200_opensourcee200_opensourcePublic

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog 1