🎓 Master's student in Embedded Systems, Electronic Engineering at Politecnico di Torino.
- Torino, Italy
Popular repositories Loading
- OS_project
OS_project PublicForked from Ettorakis/OS_project
Development of a Linux device driver for a cryptocore in a simulated environment (QEMU for ARM). Preparation of material for a laboratory experience. Developed as part of a project for the course "…
C
- SODS_Project
SODS_Project PublicThis project provides a TCL command for PrimeTime, enabling a straightforward implementation of a post-synthesis leakage power minimization procedure. Developed as part of a contest project for the…
Verilog
- cv32e40p_tftlab_assignment
cv32e40p_tftlab_assignment PublicForked from cad-polito-it/cv32e40p_tftlab
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
SystemVerilog
- ANT-V
ANT-V PublicForked from edge-group-polito/ANT-V
CVE2 core enhanced to support a zve32x subset
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.

