Skip to content

Pull requests: Xilinx/ACCL

New pull requestNew
8 Open 124 Closed
8 Open 124 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviewsReview requiredApproved reviewChanges requested
Assignee
Filter by who’s assigned
Assigned to nobodyLoading
Sort
Sort by
NewestOldestMost commentedLeast commentedRecently updatedLeast recently updatedBest match
Most reactions
👍👎😄🎉😕❤️🚀👀

Pull requests list

feat: add ACCL-Q quantum-optimized collective communication library
#216 opened Jan 27, 2026 by C-H-A-R-L-O-T-T-E-AI-Consulting-CorpLoading…
2 of 4 tasks
fix: memory safety issues in accl.cpp
#215 opened Jan 27, 2026 by C-H-A-R-L-O-T-T-E-AI-Consulting-CorpLoading…
3 tasks
1
@quetric
CYT V2 integration without card memory
#212 opened Aug 16, 2025 by jolandaoertli • Draft
CYT V2 integration
#211 opened Aug 16, 2025 by jolandaoertliLoading…
Configurable eager buffers
#210 opened Aug 16, 2025 by jolandaoertliLoading…
Fix incorrect offsets and size of Eager RX Buffer regs
#209 opened Jun 20, 2025 by bo3zContributor • Draft
1
Accl cyt v2
#205 opened Oct 2, 2024 by zhenhaoheLoading…
Pytorch ddp
#204 opened Sep 29, 2024 by lawirzLoading…
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.