😁
Probably building AI for EDA
Entrepreneur, researcher, developer.
Silimate (YC S23) | Stanford PhD '23 | Princeton '18 | Allderdice '14
Pinned Loading
- povik/sv-elab
povik/sv-elab PublicSystemVerilog design elaborator into word-level netlist form
- NEM-Relay-CAD
NEM-Relay-CAD PublicParametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.






