Uh oh!
There was an error while loading. Please reload this page.
[LLVM][Codegen] Enable SVE/VLA for RISCV targets - #17859
Merged
Merged
Conversation
cbalint13force-pushed
the
riscv-sve
branch
8 times, most recently
from
April 19, 2025 11:29
ea1b57b to
4bbdd8cComparecbalint13
commented
Apr 19, 2025
ContributorAuthor
This is ready to review. Cc: @lhutton1, @ekalda |
cbalint13
marked this pull request as ready for review
April 19, 2025 12:56
cbalint13
marked this pull request as draft
May 12, 2025 12:31
tqchen
commented
May 12, 2025
Member
Thanks @cbalint13 , do u mind rebase |
cbalint13force-pushed
the
riscv-sve
branch
3 times, most recently
from
May 13, 2025 03:58
9f15746 to
270f98bComparecbalint13
marked this pull request as ready for review
May 13, 2025 09:19
cbalint13
commented
May 13, 2025
ContributorAuthor
I've re-based this to the latest head. |
tqchen
approved these changes
May 13, 2025
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for freeto join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This PR enables VLA (Vector-Length-Agnostic / Variable-Length-Array) predication for RISCV targets.
New functionality:
aarch64toriscv{32,64}Changes:
UPDATE:
VLAfor common or non AArch64 parts (SVEremains ARM specific,RVVis riscv specific).