Skip to content
View arhamhashmi01's full-sized avatar
🎯
Focusing
🎯
Focusing
27 followers · 7 following

Achievements

Achievement: StarstruckAchievement: QuickdrawAchievement: Pull Shark

Achievements

Achievement: StarstruckAchievement: QuickdrawAchievement: Pull Shark

Block or report arhamhashmi01

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
arhamhashmi01/README.md

banner Image

Hi 👋, I'm Syed Arham Hashmi

A Passionate Computer Engineer

Computer Systems Engineering student passionate about technology and innovation. Proficient in programming languages like Python, Verilog,RISC-V Assembly and C++, I'm eager to contribute meaningfully to the field. Let's connect and explore opportunities together!

arhamhashmi01

micro chip

  • 🔭 I’m currently working on Booting Linux on CVA6 RISC-V Processor Ported on FPGA

  • 🌱 I’m currently learning VLSI | ASIC Design | FPGAs

  • 💬 Ask me about C++ | Verilog | Python | RISC-V Assembly

  • 👯 I’m looking to collaborate on RISC-V

  • 👨‍💻 All of my projects are available at https://github.com/arhamhashmi01

  • 📫 How to reach me arhamhashmi82@gmail.com

【C O N N E C T】

arham hashmisyed arham hashmis.arham_hashmi

【LANGUAGES & TOOLS】

cpluspluscss3figmagithtml5linuxmatlabmysqloraclepython

【S T A T S】




arhamhashmi01

arhamhashmi01

arhamhashmi01

【G R A P H】



𝚐𝚒𝚝𝚑𝚞𝚋 𝚐𝚛𝚊𝚙𝚑


arhamhashmi01

【R E P O_A C T I V I T Y】





Alt

【Q U O T E S】



City ThemeRefresh to see another quote

github contribution grid snake animation

Popular repositories Loading

  1. rv32i-pipeline-processor rv32i-pipeline-processorPublic

    This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog

    Verilog 30 1

  2. Axi4-lite Axi4-litePublic

    This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.

    SystemVerilog 27 7

  3. RV32I_Single_Cycle RV32I_Single_CyclePublic

    This repository contains the implementation of single cycle processor based on RISC-V ISA and implemented on "LOGISIM".

    Verilog 6

  4. Apartment-Management-System Apartment-Management-SystemPublic

    Apartment Management System is a Desktop Application developed using Python/Tkinter and mysql database.

    Python 4 1

  5. openlane-verification openlane-verificationPublic

    This repository offers a compact design verification flow using OpenLANE. Scripts cover synthesis correctness, functional and power verification, DRC/LVS, timing analysis, and reliability checks. C…

    Verilog 3

  6. RTL_Practice RTL_PracticePublic

    This repository contain basic verilog codes which include the implementation of DLD (digital logic desgin ) circuits.

    Verilog 2