Skip to content
View daya-75's full-sized avatar

Block or report daya-75

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CPP-PROJECT-1CPP-PROJECT-1Public

    HOTEL ROOM BOOKING AND MANAGEMENT SYSTEM USING CPP AND ITS DATA STRUCTURE

    C++

  2. Advanced-Verilog-Testbenches-for-UART-and-Arbiter-IP-BlocksAdvanced-Verilog-Testbenches-for-UART-and-Arbiter-IP-BlocksPublic

    Pure Verilog testbenches with assertions, random stimulus, and protocol verification for UART Transmitter and 4-way Priority Arbiter — simulation-driven verification, Vivado-ready.

    Verilog 1

  3. Classroom-Voting-System-using-8051-MicrocontrollerClassroom-Voting-System-using-8051-MicrocontrollerPublic

    A microcontroller-based classroom voting system using 8051, featuring real-time vote counting, LCD display, and control functions like pause and reset, with circuit simulation done in ISIS Proteus …

    C

  4. Verilog-FSM-DesignsVerilog-FSM-DesignsPublic

    Verilog implementation of two finite state machines (FSMs) for real-time control systems: an elevator controller (Moore FSM) and a vending machine controller (Mealy FSM), with complete testbenches …

    Verilog

  5. SPI-Controlled-Temperature-Logger-with-UART-InterfaceSPI-Controlled-Temperature-Logger-with-UART-InterfacePublic

    Modular Verilog system simulating an SPI-based temperature sensor, storing data in a FIFO, and transmitting over UART — built for embedded IoT-style applications.

    Verilog

  6. Verilog-Keypad-Password-LockVerilog-Keypad-Password-LockPublic

    A Verilog-based password-protected digital lock system using a 4x4 keypad interface, FSM-based password matching, and Vivado testbench simulation.

    Verilog