- Bengaluru, India
-
04:56
(UTC +05:30) - dayanandbisanal25@gmail.com
- in/dayanand-bisanal-896aaa178
Pinned Loading
- CPP-PROJECT-1
CPP-PROJECT-1 PublicHOTEL ROOM BOOKING AND MANAGEMENT SYSTEM USING CPP AND ITS DATA STRUCTURE
C++
- Advanced-Verilog-Testbenches-for-UART-and-Arbiter-IP-Blocks
Advanced-Verilog-Testbenches-for-UART-and-Arbiter-IP-Blocks PublicPure Verilog testbenches with assertions, random stimulus, and protocol verification for UART Transmitter and 4-way Priority Arbiter — simulation-driven verification, Vivado-ready.
Verilog 1
- Classroom-Voting-System-using-8051-Microcontroller
Classroom-Voting-System-using-8051-Microcontroller PublicA microcontroller-based classroom voting system using 8051, featuring real-time vote counting, LCD display, and control functions like pause and reset, with circuit simulation done in ISIS Proteus …
C
- Verilog-FSM-Designs
Verilog-FSM-Designs PublicVerilog implementation of two finite state machines (FSMs) for real-time control systems: an elevator controller (Moore FSM) and a vending machine controller (Mealy FSM), with complete testbenches …
Verilog
- SPI-Controlled-Temperature-Logger-with-UART-Interface
SPI-Controlled-Temperature-Logger-with-UART-Interface PublicModular Verilog system simulating an SPI-based temperature sensor, storing data in a FIFO, and transmitting over UART — built for embedded IoT-style applications.
Verilog
- Verilog-Keypad-Password-Lock
Verilog-Keypad-Password-Lock PublicA Verilog-based password-protected digital lock system using a 4x4 keypad interface, FSM-based password matching, and Vivado testbench simulation.
Verilog
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.