CSE @ IIT Gandhinagar
- Indian Institute of Technology Gandhinagar
- Gandhinagar, India
-
17:50
(UTC +05:30) - https://devansh-lodha.github.io/
- https://orcid.org/0009-0001-1399-9592
- in/devanshlodha
- @devanshlodha_12
Highlights
- Pro
Pinned Loading
- vlms-are-blind-analysis
vlms-are-blind-analysis PublicJupyter Notebook 2
- brick-kiln-vlm-benchmark
brick-kiln-vlm-benchmark PublicPython
- verilog-tiny-processor
verilog-tiny-processor PublicVerilog
- bare-metal-uart
bare-metal-uart PublicRust
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.


