Skip to content

JIT: Assertion failed '!op2->isUsedFromReg() || (op2->GetRegNum() != targetReg) || (op1Reg == targetReg)' during 'Generate code' #108601

Description

@amanasifkhalid
// Generated by Fuzzlyn v2.4 on 2024-10-05 15:32:20// Run on X86 Windows// Seed: 509538382640121964-vectort,vector128,vector256,x86aes,x86avx,x86avx2,x86avx512bw,x86avx512bwvl,x86avx512cd,x86avx512cdvl,x86avx512dq,x86avx512dqvl,x86avx512f,x86avx512fvl,x86bmi1,x86bmi2,x86fma,x86lzcnt,x86pclmulqdq,x86popcnt,x86sse,x86sse2,x86sse3,x86sse41,x86sse42,x86ssse3,x86x86base// Reduced from 15.0 KiB to 0.7 KiB in 00:01:47// Hits JIT assert in Release:// Assertion failed '!op2->isUsedFromReg() || (op2->GetRegNum() != targetReg) || (op1Reg == targetReg)' in 'Program:Main(Fuzzlyn.ExecutionServer.IRuntime)' during 'Generate code' (IL size 99; hash 0xade6b36b; FullOpts)// // File: D:\a\_work\1\s\src\coreclr\jit\hwintrinsiccodegenxarch.cpp Line: 2243// usingSystem;usingSystem.Numerics;usingSystem.Runtime.Intrinsics;usingSystem.Runtime.Intrinsics.X86;publicclassProgram{publicstaticIRuntimes_rt;publicstaticfloats_2;publicstaticvoidMain(){byte[][]vr3=newbyte[][]{newbyte[]{0}};vr3[0][0]++;varvr4=vr3[0][0];s_2=Sse42.Crc32(vr4,vr3[0][0]);boolvr5=vr3[0][0]!=0;s_rt.WriteLine(vr3[0][0]);s_rt.WriteLine(vr5);}}publicinterfaceIRuntime{voidWriteLine<T>(Tvalue);}publicclassRuntime:IRuntime{publicvoidWriteLine<T>(Tvalue)=>System.Console.WriteLine(value);}

cc @dotnet/jit-contrib

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

Labels

area-CodeGen-coreclrCLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMIin-prThere is an active PR which will close this issue when it is merged

Type

No type

Projects

No projects

    Milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions