Efabless

Pinned Loading

1. caravel_user_projectcaravel_user_projectPublic template

   https://caravel-user-project.readthedocs.io

   Verilog 240 369

2. caravel_user_project_analogcaravel_user_project_analogPublic template

   Verilog 51 101

3. mpw_precheckmpw_precheckPublic

   Python 45 35

4. caravelcaravelPublic

   Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

   Verilog 405 108

5. caravel_boardcaravel_boardPublic

   C 39 55

6. frigate-osfrigate-osPublic

   Verilog 5 14