Skip to content
View hell03end's full-sized avatar
🤐
panic
🤐
panic

Block or report hell03end

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPSRomeoMe5/SystemGenerator-FPGA-Marsohod.org-schoolMIPSPublic

    CAD for automatically configuring FPGA "Marsohod"

    Verilog 4

  2. hse_ruzhse_ruzPublic archive

    Python wrapper for HSE RUZ API

    Python 6 3

  3. hse_schedulebothse_schedulebotPublic archive

    Forked from evstratbg/hse_schedulebot

    Python

  4. verilog-uartverilog-uartPublic archive

    Simple 8-bit UART realization on Verilog HDL.

    Verilog 120 21