Aspiring Physical Design Engineer.
Popular repositories Loading
- ALU-4bit-Physical-Design
ALU-4bit-Physical-Design Public - RISCV_Core_Physical_Design
RISCV_Core_Physical_Design PublicVerilog 3
- ALU-Design-Verilog
ALU-Design-Verilog PublicSystemVerilog 1
- voice-to-image-stable-diffusion
voice-to-image-stable-diffusion PublicConverts multi-language voice commands into AI-generated images using Whisper and Stable Diffusion.
Python
- Smart-Factory-IoT-Monitor
Smart-Factory-IoT-Monitor Public"Industrial IoT Digital Twin simulator using Python and ThingSpeak to monitor real-time CNC machine telemetry.
Python
- MRA-Residue-Architecture
MRA-Residue-Architecture Public"Implementation of Multifunction Residue Architecture using Verilog and Xilinx Vivado."
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
Uh oh!
There was an error while loading. Please reload this page.