Skip to content
View jeanAlbarede's full-sized avatar

Highlights

  • Pro

Block or report jeanAlbarede

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. BaPSF-FPGA-Time-PulsingBaPSF-FPGA-Time-PulsingPublic

    FPGA That Pulses at 50 ns

    SystemVerilog

  2. fpga-audio-effectsfpga-audio-effectsPublic

    My specific contributions and work on the Harmonicore FPGA project.

    SystemVerilog

  3. socet-1-shot-clock-forksocet-1-shot-clock-forkPublic

    Forked from wadhwat/socet-1-shot-clock

    SystemVerilog

  4. Temperature-Sensor-Op-Amp-Conditioning-PCBTemperature-Sensor-Op-Amp-Conditioning-PCBPublic

  5. WiFi-Attenuation-SimulatorWiFi-Attenuation-SimulatorPublic

    Simulates a WiFi router's signal through an area with obstacles of different materials.

    Python

  6. embedded-purdue/HarmoniCore2.0embedded-purdue/HarmoniCore2.0Public

    VHDL 1