Skip to content
View mohasnik's full-sized avatar

Block or report mohasnik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Network-On-ChipNetwork-On-ChipPublic

    RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer units, routing units, switch allocators, switches, routers,…

    SystemVerilog 32 4

  2. Systolic-ArraySystolic-ArrayPublic

    RTL design of Systolic Arrays for matrix multiplication.

    C++ 15 1

  3. Parallel-Programming-CourseParallel-Programming-CoursePublic

    This repository contains the projects completed in the Parallel Programming course at the University of Tehran.

    2

  4. MIPS-MulticycleMIPS-MulticyclePublic

    The Multi-cycle verilog description of MIPS processor

    Verilog 1

  5. MD5-Algorithm-ImplementationMD5-Algorithm-ImplementationPublic

    This repository contains the computer assignment developed for the System-Level Design lecture within the Digital Logic Design course at the University of Tehran.