Uh oh!
There was an error while loading. Please reload this page.
Support extra ops modes for LLM Models - #18670
Conversation
🔗 Helpful Links🧪 See artifacts and rendered test results at hud.pytorch.org/pr/pytorch/executorch/18670
Note: Links to docs will display an error until the docs builds have been completed. ⏳ No Failures, 5 PendingAs of commit 2694d01 with merge base 4f689f3 ( This comment was automatically generated by Dr. CI and updates every 15 minutes. |
This PR needs a |
e0c4b66 to
27b259eCompareSS-JIA
commented
Apr 9, 2026
@claude help review this PR |
Claude finished @SS-JIA's task in 4m 41s —— View job Review of PR #18670: Support extra ops modes for LLM Models
OverviewThis PR adds 12 new op builders for the Samsung Exynos backend (Cos, GroupNorm, Index, Log, Pow, RmsNorm, Sigmoid, Sin, SplitWithSizesCopy, SumIntList, Tanh, TopK), a Overall the PR is well-structured and follows existing patterns. Below are the issues I found, organized by severity. Issues1. Bug: |
SS-JIA
left a comment
There was a problem hiding this comment.
Stamp to unblock -- but the agent review comments are valid. Would highly recommend fixing them before landing!
Looks like this PR hasn't been updated in a while so we're going to go ahead and mark this as |
Jiseong-oh
commented
Aug 31, 2026
/easycla |
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
The previously supported single ops are being migrated to the current dev branch, as follows. cos, group_norm, index, log, pow, rms_norm, sigmoid, sin, split_with_sizes_copy, sum_int_list, tanh and topk. Co-authored-by: xz.linghu <xz.linghu@samsung.com> Signed-off-by: jiseong.oh <jiseong.oh@samsung.com>
LiteCore provide a new api named "graphgen_set_perf_mode". This commit invokes this api to set performance mode. Co-authored-by: Jingya Zhang <jingya.zhang@samsung.com> Signed-off-by: jiseong.oh <jiseong.oh@samsung.com>
Internal IR remove "input_type" from Gather op. This commit removes "input_type" setting and set Gather inputs Co-authored-by: Jingya Zhang <jingya.zhang@samsung.com> Signed-off-by: jiseong.oh <jiseong.oh@samsung.com>
- split test into PowScalar and PowTensor - raise RuntimeError when expected nodes aren't found. - fix perf mode on aot_compiler.py. - added -> None to define_node. Signed-off-by: jiseong.oh <jiseong.oh@samsung.com>
86e0b13 to
2694d01CompareUh oh!
There was an error while loading. Please reload this page.
Summary
Add Extra Ops for Exynos Backend
Support Perf mode
cc @SS-JIA@digantdesai@kimishpatel