Miri and miri-related code contains repetitions of `(n << amt) >> amt` by kenta7777 · Pull Request #56233 · rust-lang/rust

kenta7777 · 2018-11-26T12:22:35Z

I reduced some code repetitions contains (n << amt) >> amt.
This pull request is related to #49937.

rust-highfive · 2018-11-26T12:22:38Z

r? @eddyb

(rust_highfive has picked a reviewer for you, use r? to override)

rust-highfive · 2018-11-26T12:22:39Z

⚠️Warning⚠️

These commits modify submodules.

rust-highfive · 2018-11-26T12:37:05Z

The job x86_64-gnu-llvm-5.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:0c46d970:start=1543235043781394757,finish=1543235045700239299,duration=1918844542
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#Pull-Requests-and-Security-Restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-5.0
---
[00:03:59] tidy error: /checkout/src/librustc_lint/types.rs:383: trailing whitespace
[00:04:01] some tidy checks failed
[00:04:01] [00:04:01] [00:04:01] command did not execute successfully: "/checkout/obj/build/x86_64-unknown-linux-gnu/stage0-tools-bin/tidy" "/checkout/src" "/checkout/obj/build/x86_64-unknown-linux-gnu/stage0/bin/cargo" "--no-vendor" "--quiet"
[00:04:01] [00:04:01] [00:04:01] failed to run: /checkout/obj/build/bootstrap/debug/bootstrap test src/tools/tidy
[00:04:01] Build completed unsuccessfully in 0:01:04
[00:04:01] Build completed unsuccessfully in 0:01:04
[00:04:01] Makefile:79: recipe for target 'tidy' failed
[00:04:01] make: *** [tidy] Error 1
The command "stamp sh -x -c "$RUN_SCRIPT"" exited with 2.
travis_time:start:05677c10
$ date && (curl -fs --head https://google.com | grep ^Date: | sed 's/Date: //g' || true)
Mon Nov 26 12:28:16 UTC 2018
---
travis_time:end:00677a24:start=1543235296990015081,finish=1543235296994796790,duration=4781709
travis_fold:end:after_failure.3
travis_fold:start:after_failure.4
travis_time:start:1efe883c
$ ln -s . checkout && for CORE in obj/cores/core.*; do EXE=$(echo $CORE | sed 's|obj/cores/core\.[0-9]*\.!checkout!\(.*\)|\1|;y|!|/|'); if [ -f "$EXE" ]; then printf travis_fold":start:crashlog\n\033[31;1m%s\033[0m\n" "$CORE"; gdb --batch -q -c "$CORE" "$EXE" -iex 'set auto-load off' -iex 'dir src/' -iex 'set sysroot .' -ex bt -ex q; echo travis_fold":"end:crashlog; fi; done || true
travis_fold:end:after_failure.4
travis_fold:start:after_failure.5
travis_time:start:04f58583
travis_time:start:04f58583
$ cat ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers || true
cat: ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers: No such file or directory
travis_fold:end:after_failure.5
travis_fold:start:after_failure.6
travis_time:start:27e9619c
$ dmesg | grep -i kill

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

eddyb · 2018-11-26T12:51:50Z

You have accidental submodule changes. Please use git gui's amend mode to remove them from the commit, and run git submodule update, then force push the fixed commit.

eddyb · 2018-11-26T12:52:00Z

r? @oli-obk

eddyb · 2018-11-26T13:05:37Z

(Oh, you have multiple commits, you'll have to use git rebase -i HEAD~3 to edit them)

rust-highfive · 2018-11-26T13:17:00Z

The job x86_64-gnu-llvm-5.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:01e387b0:start=1543237076849265517,finish=1543237077852153167,duration=1002887650
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#Pull-Requests-and-Security-Restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-5.0
---
[00:17:58] Compiling build_helper v0.1.0 (/checkout/src/build_helper)
[00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] |
[00:18:04] 15 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] |
[00:18:04] 35 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] |
[00:18:04] 53 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] |
[00:18:04] 67 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] |
[00:18:04] 87 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] |
[00:18:04] 105 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] |
[00:18:04] 120 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] |
[00:18:04] 134 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:18:04] |
[00:18:04] 3 | / simd_i_ty! {
[00:18:04] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:18:04] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:18:04] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] |
[00:18:04] 15 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] |
[00:18:04] 35 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] |
[00:18:04] 53 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] |
[00:18:04] 67 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] |
[00:18:04] 87 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] |
[00:18:04] 105 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] |
[00:18:04] 120 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] |
[00:18:04] 134 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:18:04] |
[00:18:04] 10 | / simd_u_ty! {
[00:18:04] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:18:04] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:18:04] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:18:04] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] |
[00:18:04] 15 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] |
[00:18:04] 35 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] |
[00:18:04] 53 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] |
[00:18:04] 67 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] |
[00:18:04] 87 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] |
[00:18:04] 105 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] |
[00:18:04] 120 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] |
[00:18:04] 134 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:18:04] |
[00:18:04] 24 | / simd_i_ty! {
[00:18:04] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:18:04] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:18:04] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:18:04] |
[00:18:04] 15 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:18:04] |
[00:18:04] 35 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:18:04] |
[00:18:04] 53 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:18:04] |
[00:18:04] 67 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:18:04] |
[00:18:04] 87 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:18:04] |
[00:18:04] 105 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:18:04] |
[00:18:04] 120 | use slice::SliceExt;
[00:18:04] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:18:04] | [00:18:04] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:18:04] |
[00:18:04] 31 | / simd_u_ty! {
[00:18:04] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:18:04] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:18:04] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:18:04] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:18:04] | |_- in this macro invocation
[00:18:04] [00:18:04] error[E0432]: unresolved import `slice::SliceExt`
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:18:04] |

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

kenta7777 · 2018-11-26T13:26:49Z

@eddyb Thank you for your advice. I updated submodules and pushed again.

eddyb · 2018-11-26T13:47:05Z

@kenta7777 When I said HEAD~3 I meant "3 commits", looks like you did it with a different number than 3.
You should do git pull --rebase https://github.com/rust-lang/rust master, maybe that will fix it.

rust-highfive · 2018-11-26T13:47:59Z

The job x86_64-gnu-llvm-5.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:0cb28db6:start=1543238767752384310,finish=1543238824646921054,duration=56894536744
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#Pull-Requests-and-Security-Restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-5.0
---
[00:19:53] Compiling std v0.0.0 (/checkout/src/libstd)
[00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] |
[00:19:53] 15 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] |
[00:19:53] 35 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] |
[00:19:53] 53 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] |
[00:19:53] 67 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] |
[00:19:53] 87 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] |
[00:19:53] 105 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] |
[00:19:53] 120 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] |
[00:19:53] 134 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:3:1
[00:19:53] |
[00:19:53] 3 | / simd_i_ty! {
[00:19:53] 4 | | i8x16: 16, i8, m8x16, i8x16_tests, test_v128 |
[00:19:53] 5 | | i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 |
[00:19:53] 6 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 7 | | /// A 128-bit vector with 16 `i8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] |
[00:19:53] 15 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] |
[00:19:53] 35 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] |
[00:19:53] 53 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] |
[00:19:53] 67 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] |
[00:19:53] 87 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] |
[00:19:53] 105 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] |
[00:19:53] 120 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] |
[00:19:53] 134 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:10:1
[00:19:53] |
[00:19:53] 10 | / simd_u_ty! {
[00:19:53] 11 | | u8x16: 16, u8, m8x16, u8x16_tests, test_v128 |
[00:19:53] 12 | | u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8, u8 |
[00:19:53] 13 | | x0, x1, x2, x3, x4, x5, x6, x7, x8, x9, x10, x11, x12, x13, x14, x15 |
[00:19:53] 14 | | /// A 128-bit vector with 16 `u8` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] |
[00:19:53] 15 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] |
[00:19:53] 35 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] |
[00:19:53] 53 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] |
[00:19:53] 67 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] |
[00:19:53] 87 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] |
[00:19:53] 105 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] |
[00:19:53] 120 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] |
[00:19:53] 134 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:24:1
[00:19:53] |
[00:19:53] 24 | / simd_i_ty! {
[00:19:53] 25 | | i16x8: 8, i16, m16x8, i16x8_tests, test_v128 |
[00:19:53] 26 | | i16, i16, i16, i16, i16, i16, i16, i16 |
[00:19:53] 27 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 28 | | /// A 128-bit vector with 8 `i16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:15:21
[00:19:53] |
[00:19:53] 15 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:35:21
[00:19:53] |
[00:19:53] 35 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:53:21
[00:19:53] |
[00:19:53] 53 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:67:21
[00:19:53] |
[00:19:53] 67 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:87:25
[00:19:53] |
[00:19:53] 87 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:105:21
[00:19:53] |
[00:19:53] 105 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:120:21
[00:19:53] |
[00:19:53] 120 | use slice::SliceExt;
[00:19:53] | ^^^^^^^^^^^^^^^ no `SliceExt` in `slice`
[00:19:53] | [00:19:53] ::: src/libcore/../stdsimd/coresimd/ppsv/v128.rs:31:1
[00:19:53] |
[00:19:53] 31 | / simd_u_ty! {
[00:19:53] 32 | | u16x8: 8, u16, m16x8, u16x8_tests, test_v128 |
[00:19:53] 33 | | u16, u16, u16, u16, u16, u16, u16, u16 |
[00:19:53] 34 | | x0, x1, x2, x3, x4, x5, x6, x7 |
[00:19:53] 35 | | /// A 128-bit vector with 8 `u16` lanes.
[00:19:53] | |_- in this macro invocation
[00:19:53] [00:19:53] error[E0432]: unresolved import `slice::SliceExt`
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] --> src/libcore/../stdsimd/coresimd/ppsv/api/load_store.rs:134:21
[00:19:53] |

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

Dylan-DPC-zz · 2018-12-03T08:19:46Z

Pinging from triage @kenta7777 any updates on this?

eddyb · 2018-12-03T08:23:14Z

r? @oli-obk

oli-obk · 2018-12-03T09:18:00Z

The implementation looks good to me.

@kenta7777 can you do another rebase and remove the submodule changes from your second commit?

You can git reset HEAD~1 to undo the second commit and then use git add to only add the changes in the file that you actually wanted to commit.

bors · 2018-12-03T12:11:39Z

☔ The latest upstream changes (presumably #56305) made this pull request unmergeable. Please resolve the merge conflicts.

kenta7777 · 2018-12-09T07:31:17Z

@oli-obk I apologize for the delay in replying to you. I'll revise my commits following your advice.

oli-obk · 2018-12-11T07:39:28Z

@kenta7777 looks like you got some commits from another PR in here again. This time around a

git fetch origin
git rebase -i origin/master

and removing all commits that are not yours should work

rust-highfive · 2018-12-11T13:46:06Z

The job x86_64-gnu-llvm-5.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:0a4510a0:start=1544535642361679425,finish=1544535700833933589,duration=58472254164
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#Pull-Requests-and-Security-Restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-5.0
---
[00:04:09] [00:04:09] error: This node does not have a stability attribute
[00:04:09] --> src/libcore/num/mod.rs:4866:5
[00:04:09] |
[00:04:09] 4866 | / pub fn kind(self) -> IntErrorKind {
[00:04:09] 4867 | | self.kind
[00:04:09] | |_____^
[00:04:09] [00:04:10] error: aborting due to previous error
[00:04:10] ---
184272 ./obj/build/cache/2018-10-30
153272 ./src/tools/clang
150704 ./obj/build/bootstrap/debug/incremental
135104 ./obj/build/bootstrap/debug/incremental/bootstrap-2pgjvb3usndhe
135100 ./obj/build/bootstrap/debug/incremental/bootstrap-2pgjvb3usndhe/s-f7hpylm673-vezc7z-e1ql6nnu93qh
134556 ./.git/modules/src
115356 ./src/llvm/test/CodeGen
107888 ./obj/build/x86_64-unknown-linux-gnu/stage0/lib/rustlib/x86_64-unknown-linux-gnu/codegen-backends
107416 ./src/tools/lldb
---
travis_time:end:0094e783:start=1544535960749111580,finish=1544535960756219755,duration=7108175
travis_fold:end:after_failure.3
travis_fold:start:after_failure.4
travis_time:start:03d0d0a6
$ ln -s . checkout && for CORE in obj/cores/core.*; do EXE=$(echo $CORE | sed 's|obj/cores/core\.[0-9]*\.!checkout!\(.*\)|\1|;y|!|/|'); if [ -f "$EXE" ]; then printf travis_fold":start:crashlog\n\033[31;1m%s\033[0m\n" "$CORE"; gdb --batch -q -c "$CORE" "$EXE" -iex 'set auto-load off' -iex 'dir src/' -iex 'set sysroot .' -ex bt -ex q; echo travis_fold":"end:crashlog; fi; done || true
travis_fold:end:after_failure.4
travis_fold:start:after_failure.5
travis_time:start:01736f7b
travis_time:start:01736f7b
$ cat ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers || true
cat: ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers: No such file or directory
travis_fold:end:after_failure.5
travis_fold:start:after_failure.6
travis_time:start:02f33083
$ dmesg | grep -i kill

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

kenta7777 · 2018-12-11T13:58:41Z

@oli-obk I'm truly sorry. I had made my branch dirty and Could I remake a new PR related to #49937 ?

oli-obk · 2018-12-11T14:28:03Z

Don't worry about it, everything is fixable with git! No need to open a new PR.

Can you show me the output of git remote -v?

kenta7777 · 2018-12-11T16:05:35Z

This is an output of git remote -v.

origin	git@github.com:kenta7777/rust.git (fetch)
origin	git@github.com:kenta7777/rust.git (push)
upstream	git@github.com:rust-lang/rust.git (fetch)
upstream	git@github.com:rust-lang/rust.git (push)

oli-obk · 2018-12-11T16:21:07Z

Ok, great! So the following commands should get you back to business:

git fetch upstream
git rebase -i upstream/master

Remember to remove any commits that are not yours from the list that shows up

kenta7777 · 2018-12-11T17:30:47Z

@oli-obk Thank you for your advice. I rebased following your advice. After that, This output is the first three commit log.

commit dcbd573f5014c28610c0e6e3476d40e5042bc844
Author: kenta7777 <k.hasegw7@gmail.com>
Date: Mon Dec 10 23:45:33 2018 +0900
reduce some code repetitions
commit 3499575282b5cda1e98220baae4f6c87e1863926
Merge: 3a31213 c28c287
Author: bors <bors@rust-lang.org>
Date: Tue Dec 11 14:04:15 2018 +0000
Auto merge of #56243 - RalfJung:test-deterministic, r=alexcrichton
libtest: Use deterministic HashMap, avoid spawning thread if there is no concurrency
It seems desirable to make a test and bench runner deterministic, which this achieves by using a deterministic hasher. Also, we we only have 1 thread, we don't bother spawning one and just use the main thread.
The motivation for this is to be able to run the test harness in miri, where we can neither access the OS RNG, nor spawn threads.
commit c28c28779c082b6e1d0e7007a222392dc5d6c052
Author: Ralf Jung <post@ralfj.de>
Date: Tue Dec 11 11:02:23 2018 +0100
use an enum instead of bool

But, This is the output of git status. My branch and the remote branch is diverged.
Could you give me some advice how I modify this problem?

On branch kenta7777#49937
Your branch and 'origin/kenta7777#49937' have diverged,
and have 621 and 10 different commits each, respectively.
(use "git pull" to merge the remote branch into yours)
Changes not staged for commit:
(use "git add <file>..." to update what will be committed)
(use "git checkout -- <file>..." to discard changes in working directory)
modified: src/dlmalloc (new commits)
modified: src/doc/book (new commits)
modified: src/doc/nomicon (new commits)
modified: src/doc/rustc-guide (new commits)
modified: src/libcompiler_builtins (new commits)
modified: src/liblibc (new commits)
modified: src/llvm (new commits)
modified: src/stdsimd (new commits)
modified: src/tools/cargo (new commits)
modified: src/tools/clippy (new commits)
modified: src/tools/miri (new commits)
modified: src/tools/rls (new commits)
modified: src/tools/rustfmt (new commits)
no changes added to commit (use "git add" and/or "git commit -a")

oli-obk · 2018-12-12T09:41:03Z

You can now use git push origin --force-with-lease to update this PR

rust-highfive · 2018-12-12T17:14:37Z

The job x86_64-gnu-llvm-5.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:22dc9a82:start=1544631727719459948,finish=1544631841905408414,duration=114185948466
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#Pull-Requests-and-Security-Restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-5.0
---
[00:48:56] .................................................................................................... 2700/5170
[00:49:00] .................................................................................................... 2800/5170
[00:49:03] .................................................................................................... 2900/5170
[00:49:07] .................................................................................................... 3000/5170
[00:49:10] .........................F...........................................................i.............. 3100/5170
[00:49:16] ................................................ii..i..ii........................................... 3300/5170
[00:49:20] .................................................................................................... 3400/5170
[00:49:24] .................................................................................................... 3500/5170
[00:49:27] .................................ii................................................................. 3600/5170
---
[00:50:21] [00:50:21] ---- [ui] ui/lint/type-overflow.rs stdout ----
[00:50:21] diff of stderr:
[00:50:21] [00:50:21] 12 LL | let fail = 0b1000_0001i8; //~WARNING literal out of range for i8
[00:50:21] 13 | ^^^^^^^^^^^^^ help: consider using `u8` instead: `0b1000_0001u8`
[00:50:21] 14 |
[00:50:21] - = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `-127i8`
[00:50:21] + = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`
[00:50:21] 16 [00:50:21] 17 warning: literal out of range for i64
[00:50:21] [00:50:21] [00:50:21] 20 LL | let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64
[00:50:21] 21 | ^^^^^^^^^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x8000_0000_0000_0000u64`
[00:50:21] 22 |
[00:50:21] - = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `-9223372036854775808i64`
[00:50:21] + = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`
[00:50:21] 24 [00:50:21] 25 warning: literal out of range for u32
[00:50:21] [00:50:21] [00:50:21] 36 LL | let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;
[00:50:21] 38 |
[00:50:21] 38 |
[00:50:21] - = note: the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `-170141183460469231731687303715884105728i128`
[00:50:21] + = note: the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `170141183460469231731687303715884105728i128`
[00:50:21] 40 = help: consider using `u128` instead
[00:50:21] 41 [00:50:21] 42 warning: literal out of range for i32
[00:50:21] [00:50:21] 45 LL | let fail = 0x8FFF_FFFF_FFFF_FFFE; //~WARNING literal out of range for i32
[00:50:21] 47 |
[00:50:21] 47 |
[00:50:21] - = note: the literal `0x8FFF_FFFF_FFFF_FFFE` (decimal `10376293541461622782`) does not fit into an `i32` and will become `-2i32`
[00:50:21] + = note: the literal `0x8FFF_FFFF_FFFF_FFFE` (decimal `10376293541461622782`) does not fit into an `i32` and will become `340282366920938463463374607431768211454i32`
[00:50:21] 49 = help: consider using `i128` instead
[00:50:21] 50 [00:50:21] 51 warning: literal out of range for i8
[00:50:21] [00:50:21] 54 LL | let fail = -0b1111_1111i8; //~WARNING literal out of range for i8
[00:50:21] 55 | ^^^^^^^^^^^^^ help: consider using `i16` instead: `0b1111_1111i16`
[00:50:21] 56 |
[00:50:21] - = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `-1i8`
[00:50:21] + = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`
[00:50:21] 59 [00:50:21] [00:50:21] [00:50:21] The actual stderr differed from the expected stderr.
[00:50:21] The actual stderr differed from the expected stderr.
[00:50:21] Actual stderr saved to /checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/type-overflow.stderr
[00:50:21] To update references, rerun the tests and pass the `--bless` flag
[00:50:21] To only update this specific test, also pass `--test-args lint/type-overflow.rs`
[00:50:21] error: 1 errors occurred comparing output.
[00:50:21] status: exit code: 0
[00:50:21] status: exit code: 0
[00:50:21] command: "/checkout/obj/build/x86_64-unknown-linux-gnu/stage2/bin/rustc" "/checkout/src/test/ui/lint/type-overflow.rs" "--target=x86_64-unknown-linux-gnu" "--error-format" "json" "-Zui-testing" "-C" "prefer-dynamic" "-o" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/a" "-Crpath" "-O" "-Zunstable-options" "-Lnative=/checkout/obj/build/x86_64-unknown-linux-gnu/native/rust-test-helpers" "-L" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/auxiliary" "-A" "unused"
[00:50:21] ------------------------------------------
[00:50:21] [00:50:21] ------------------------------------------
[00:50:21] stderr:
[00:50:21] stderr:
[00:50:21] ------------------------------------------
[00:50:21] {"message":"literal out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":512,"byte_end":517,"line_start":14,"line_end":14,"column_start":17,"column_end":22,"is_primary":true,"text":[{"text":" let error = 255i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":22}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"#[warn(overflowing_literals)] on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:14:17\n |\nLL | let error = 255i8; //~WARNING literal out of range for i8\n | ^^^^^\n |\n = note: #[warn(overflowing_literals)] on by default\n\n"}
[00:50:21] {"message":"literal out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lintl":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":747,"byte_end":771,"line_start":21,"line_end":21,"column_start":16,"column_end":40,"is_primary":true,"text":[{"text":" let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64","highlight_start":16,"highlight_end":40}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u64` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":747,"byte_end":771,"line_start":21,"line_end":21,"column_start":16,"column_end":40,"is_primary":true,"text":[{"text":" let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64","highlight_start":16,"highlight_end":40}],"label":null,"suggested_replacement":"0x8000_0000_0000_0000u64","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i64\n --> /checkout/src/test/ui/lint/type-overflow.rs:21:16\n |\nLL | let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64\n | ^^^^^^^^^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x8000_0000_0000_0000u64`\n |\n = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`\n\n"}
[00:50:21] {"message":"literal out of range for u32","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":829,"byte_end":845,"line_start":23,"line_end":23,"column_start":16,"column_end":32,"is_primary":true,"text":[{"text":" let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32","highlight_start":16,"highlight_end":32}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x1_FFFF_FFFFu32` (decimal `8589934591`) does not fit into an `u32` and will become `4294967295u32`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u64` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":829,"byte_end":845,"line_start":23,"line_end":23,"column_start":16,"column_end":32,"is_primary":true,"text":[{"text":" let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32","highlight_start":16,"highlight_end":32}],"label":null,"suggested_replacement":"0x1_FFFF_FFFFu64","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for u32\n --> /checkout/src/test/ui/lint/type-overflow.rs:23:16\n |\nLL | let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32\n | ^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x1_FFFF_FFFFu64`\n |\n = note: the literal `0x1_FFFF_FFFFu32` (decimal `8589934591`) does not fit into an `u32` and will become `4294967295u32`\n\n"}
[00:50:21] {"message":"literal out of range for i128","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":909,"byte_end":950,"line_start":25,"line_end":25,"column_start":22,"column_end":63,"is_primary":true,"text":[{"text":" let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;","highlight_start":22,"highlight_end":63}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `170141183460469231731687303715884105728i128`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u128` instead","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i128\n --> /checkout/src/test/ui/lint/type-overflow.rs:25:22\n |\nLL | let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;\n | ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n |\n = note: the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `170141183460469231731687303715884105728i128`\n = help: consider using `u128` instead\n\n"}
[00:50:21] {"message":"literal out of range for i32","code":{"code":"over11i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":30}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `i16` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":1095,"byte_end":1108,"line_start":30,"line_end":30,"column_start":17,"column_end":30,"is_primary":true,"text":[{"text":" let fail = -0b1111_1111i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":30}],"label":null,"suggested_replacement":"0b1111_1111i16","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:30:17\n |\nLL | let fail = -0b1111_1111i8; //~WARNING literal out of range for i8\n | ^^^^^^^^^^^^^ help: consider using `i16` instead: `0b1111_1111i16`\n |\n = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`\n\n"}
[00:50:21] ------------------------------------------
[00:50:21] [00:50:21] thread '[ui] ui/lint/type-overflow.rs' panicked at 'explicit panic', src/tools/compiletest/src/runtest.rs:3252:9
[00:50:21] note: Run with `RUST_BACKTRACE=1` for a backtrace.
---
[00:50:21] [00:50:21] thread 'main' panicked at 'Some tests failed', src/tools/compiletest/src/main.rs:503:22
[00:50:21] [00:50:21] [00:50:21] command did not execute successfully: "/checkout/obj/build/x86_64-unknown-linux-gnu/stage0-tools-bin/compiletest" "--compile-lib-path" "/checkout/obj/build/x86_64-unknown-linux-gnu/stage2/lib" "--run-lib-path" "/checkout/obj/build/x86_64-unknown-linux-gnu/stage2/lib/rustlib/x86_64-unknown-linux-gnu/lib" "--rustc-path" "/checkout/obj/build/x86_64-unknown-linux-gnu/stage2/bin/rustc" "--src-base" "/checkout/src/test/ui" "--build-base" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/ui" "--stage-id" "stage2-x86_64-unknown-linux-gnu" "--mode" "ui" "--target" "x86_64-unknown-linux-gnu" "--host" "x86_64-unknown-linux-gnu" "--llvm-filecheck" "/usr/lib/llvm-5.0/bin/FileCheck" "--host-rustcflags" "-Crpath -O -Zunstable-options -Lnative=/checkout/obj/build/x86_64-unknown-linux-gnu/native/rust-test-helpers" "--target-rustcflags" "-Crpath -O -Zunstable-options -Lnative=/checkout/obj/build/x86_64-unknown-linux-gnu/native/rust-test-helpers" "--docck-python" "/usr/bin/python2.7" "--lldb-python" "/usr/bin/python2.7" "--gdb" "/usr/bin/gdb" "--quiet" "--llvm-version" "5.0.0\n" "--system-llvm" "--cc" "" "--cxx" "" "--cflags" "" "--llvm-components" "" "--llvm-cxxflags" "" "--adb-path" "adb" "--adb-test-dir" "/data/tmp/work" "--android-cross-path" "" "--color" "always"

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

kenta7777 · 2018-12-17T03:08:40Z

Because of my some work, I'll work on this bug fix a few days later.

rust-highfive · 2019-01-02T12:27:11Z

The job x86_64-gnu-llvm-6.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:037be9be:start=1546428278359775563,finish=1546428334391924669,duration=56032149106
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#pull-requests-and-security-restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-6.0
---
[00:59:57] .................................................................................................... 2700/5223
[01:00:00] .................................................................................................... 2800/5223
[01:00:03] .................................................................................................... 2900/5223
[01:00:06] .................................................................................................... 3000/5223
[01:00:10] ....................................................F............................................... 3100/5223
[01:00:17] ...........................................................................ii...i..ii............... 3300/5223
[01:00:21] .................................................................................................... 3400/5223
[01:00:24] .................................................................................................... 3500/5223
[01:00:27] ...............................................................ii................................... 3600/5223
---
[01:01:24] [01:01:24] ---- [ui] ui/lint/type-overflow.rs stdout ----
[01:01:24] diff of stderr:
[01:01:24] [01:01:24] 12 LL | let fail = 0b1000_0001i8; //~WARNING literal out of range for i8
[01:01:24] 13 | ^^^^^^^^^^^^^ help: consider using `u8` instead: `0b1000_0001u8`
[01:01:24] 14 |
[01:01:24] - = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `-127i8`
[01:01:24] + = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`
[01:01:24] 16 [01:01:24] 17 warning: literal out of range for i64
[01:01:24] [01:01:24] [01:01:24] 20 LL | let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64
[01:01:24] 21 | ^^^^^^^^^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x8000_0000_0000_0000u64`
[01:01:24] 22 |
[01:01:24] - = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `-9223372036854775808i64`
[01:01:24] + = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`
[01:01:24] 24 [01:0l out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":45,"byte_end":50,"line_start":4,"line_end":4,"column_start":17,"column_end":22,"is_primary":true,"text":[{"text":" let error = 255i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":22}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"#[warn(overflowing_literals)] on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:4:17\n |\nLL | let error = 255i8; //~WARNING literal out of range for i8\n | ^^^^^\n |\n = note: #[warn(overflowing_literals)] on by default\n\n"}
[01:01:24] {"message":"literal out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":210,"byte_end":223,"line_start":9,"line_end":9,"column_start":16,"column_end":29,"is_primary":true,"text":[{"text":" let fail = 0b1000_0001i8; //~WARNING literal out of range for i8","highlight_start":16,"highlight_end":29}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u8` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":210,"byte_end":223,"line_start":9,"line_end":9,"column_start":16,"column_end":29,"is_primary":true,"text":[{"text":" let fail = 0b1000_0001i8; //~WARNING literal out of range for i8","highlight_start":16,"highlight_end":29}],"label":null,"suggested_replacement":"0b1000_0001u8","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:9:16\n |\nLL | let fail = 0b1000_0001i8; //~WARNING literal out of range for i8\n | ^^^^^^^^^^^^^ help: consider using `u8` instead: `0b1000_0001u8`\n |\n = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`\n\n"}
[01:01:24] {"message":"literal out of range for i64","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":280,"byte_end":304,"line_start":11,"line_end":11,"column_start":16,"column_end":40,"is_primary":true,"text":[{"text":" let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64","highlight_start":16,"highlight_end":40}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282applicability":null,"expansion":null}],"children":[{"message":"the literal `0x1_FFFF_FFFFu32` (decimal `8589934591`) does not fit into an `u32` and will become `4294967295u32`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u64` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":362,"byte_end":378,"line_start":13,"line_end":13,"column_start":16,"column_end":32,"is_primary":true,"text":[{"text":" let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32","highlight_start":16,"highlight_end":32}],"label":null,"suggested_replacement":"0x1_FFFF_FFFFu64","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for u32\n --> /checkout/src/test/ui/lint/type-overflow.rs:13:16\n |\nLL | let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32\n | ^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x1_FFFF_FFFFu64`\n |\n = note: the literal `0x1_FFFF_FFFFu32` (decimal `8589934591`) does not fit into an `u32` and will become `4294967295u32`\n\n"}
[01:01:24] {"message":"literal out of range for i128","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":442,"byte_end":483,"line_start":15,"line_end":15,"column_start":22,"column_end":63,"is_primary":true,"text":[{"text":" let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;","highlight_start":22,"highlight_end":63}],"label":nue_start":20,"line_end":20,"column_start":17,"column_end":30,"is_primary":true,"text":[{"text":" let fail = -0b1111_1111i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":30}],"label":null,"suggested_replacement":"0b1111_1111i16","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:20:17\n |\nLL | let fail = -0b1111_1111i8; //~WARNING literal out of range for i8\n | ^^^^^^^^^^^^^ help: consider using `i16` instead: `0b1111_1111i16`\n |\n = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`\n\n"}
[01:01:24] ------------------------------------------
[01:01:24] [01:01:24] thread '[ui] ui/lint/type-overflow.rs' panicked at 'explicit panic', src/tools/compiletest/src/runtest.rs:3245:9
[01:01:24] note: Run with `RUST_BACKTRACE=1` for a backtrace.
---
travis_time:end:0ca12f7a:start=1546432028590343710,finish=1546432028595687994,duration=5344284
travis_fold:end:after_failure.3
travis_fold:start:after_failure.4
travis_time:start:0950cb8c
$ ln -s . checkout && for CORE in obj/cores/core.*; do EXE=$(echo $CORE | sed 's|obj/cores/core\.[0-9]*\.!checkout!\(.*\)|\1|;y|!|/|'); if [ -f "$EXE" ]; then printf travis_fold":start:crashlog\n\033[31;1m%s\033[0m\n" "$CORE"; gdb

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

stokhos · 2019-01-14T04:22:34Z

Ping from triage @kenta7777 have you been able to make any progress on this?

kenta7777 · 2019-01-15T13:15:26Z

No. I'm considering fixing this error, but I can't find the way how to do.
I just rewrote the code using sign_extend and truncate.

oli-obk · 2019-01-15T13:40:49Z

The issue is that sign_extend returns a u128 which contains the bits of a i128. It should suffice to cast the result to i128.

rust-highfive · 2019-01-17T18:19:32Z

The job x86_64-gnu-llvm-6.0 of your PR failed on Travis (raw log). Through arcane magic we have determined that the following fragments from the build log may contain information about the problem.

Click to expand the log.

travis_time:end:0967b078:start=1547745500451120682,finish=1547745579458456864,duration=79007336182
$ git checkout -qf FETCH_HEAD
travis_fold:end:git.checkout
Encrypted environment variables have been removed for security reasons.
See https://docs.travis-ci.com/user/pull-requests/#pull-requests-and-security-restrictions
$ export SCCACHE_BUCKET=rust-lang-ci-sccache2
$ export SCCACHE_REGION=us-west-1
Setting environment variables from .travis.yml
$ export IMAGE=x86_64-gnu-llvm-6.0
---
[00:58:15] .................................................................................................... 2800/5297
[00:58:18] .................................................................................................... 2900/5297
[00:58:21] .................................................................................................... 3000/5297
[00:58:25] .................................................................................................... 3100/5297
[00:58:28] .................F..............................................................i................... 3200/5297
[00:58:34] .............................................ii...i..ii............................................. 3400/5297
[00:58:38] .................................................................................................... 3500/5297
[00:58:41] .................................................................................................... 3600/5297
[00:58:44] .....................................ii............................................................. 3700/5297
---
[00:59:39] [00:59:39] ---- [ui] ui/lint/type-overflow.rs stdout ----
[00:59:39] diff of stderr:
[00:59:39] [00:59:39] 12 LL | let fail = 0b1000_0001i8; //~WARNING literal out of range for i8
[00:59:39] 13 | ^^^^^^^^^^^^^ help: consider using `u8` instead: `0b1000_0001u8`
[00:59:39] 14 |
[00:59:39] - = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `-127i8`
[00:59:39] + = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`
[00:59:39] 16 [00:59:39] 17 warning: literal out of range for i64
[00:59:39] [00:59:39] [00:59:39] 20 LL | let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64
[00:59:39] 21 | ^^^^^^^^^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x8000_0000_0000_0000u64`
[00:59:39] 22 |
[00:59:39] - = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `-9223372036854775808i64`
[00:59:39] + = note: the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`
[00:59:39] 24 [00:59:39] 25 warning: literal out of range for u32
[00:59:39] [00:59:39] [00:59:39] 36 LL | let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;
[00:59:39] 38 |
[00:59:39] 38 |
[00:59:39] - = note: the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `-170141183460469231731687303715884105728i128`
[00:59:39] + = note: the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `170141183460469231731687303715884105728i128`
[00:59:39] 40 = help: consider using `u128` instead
[00:59:39] 41 [00:59:39] 42 warning: literal out of range for i32
[00:59:39] [00:59:39] 45 LL | let fail = 0x8FFF_FFFF_FFFF_FFFE; //~WARNING literal out of range for i32
[00:59:39] 47 |
[00:59:39] 47 |
[00:59:39] - = note: the literal `0x8FFF_FFFF_FFFF_FFFE` (decimal `10376293541461622782`) does not fit into an `i32` and will become `-2i32`
[00:59:39] + = note: the literal `0x8FFF_FFFF_FFFF_FFFE` (decimal `10376293541461622782`) does not fit into an `i32` and will become `340282366920938463463374607431768211454i32`
[00:59:39] 49 = help: consider using `i128` instead
[00:59:39] 50 [00:59:39] 51 warning: literal out of range for i8
[00:59:39] [00:59:39] 54 LL | let fail = -0b1111_1111i8; //~WARNING literal out of range for i8
[00:59:39] 55 | ^^^^^^^^^^^^^ help: consider using `i16` instead: `0b1111_1111i16`
[00:59:39] 56 |
[00:59:39] - = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `-1i8`
[00:59:39] + = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`
[00:59:39] 59 [00:59:39] [00:59:39] [00:59:39] The actual stderr differed from the expected stderr.
[00:59:39] The actual stderr differed from the expected stderr.
[00:59:39] Actual stderr saved to /checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/type-overflow.stderr
[00:59:39] To update references, rerun the tests and pass the `--bless` flag
[00:59:39] To only update this specific test, also pass `--test-args lint/type-overflow.rs`
[00:59:39] error: 1 errors occurred comparing output.
[00:59:39] status: exit code: 0
[00:59:39] status: exit code: 0
[00:59:39] command: "/checkout/obj/build/x86_64-unknown-linux-gnu/stage2/bin/rustc" "/checkout/src/test/ui/lint/type-overflow.rs" "--target=x86_64-unknown-linux-gnu" "--error-format" "json" "-Zui-testing" "-C" "prefer-dynamic" "-o" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/a" "-Crpath" "-O" "-Zunstable-options" "-Lnative=/checkout/obj/build/x86_64-unknown-linux-gnu/native/rust-test-helpers" "-L" "/checkout/obj/build/x86_64-unknown-linux-gnu/test/ui/lint/type-overflow/auxiliary" "-A" "unused"
[00:59:39] ------------------------------------------
[00:59:39] [00:59:39] ------------------------------------------
[00:59:39] stderr:
[00:59:39] stderr:
[00:59:39] ------------------------------------------
[00:59:39] {"message":"literal out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":45,"byte_end":50,"line_start":4,"line_end":4,"column_start":17,"column_end":22,"is_primary":true,"text":[{"text":" let error = 255i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":22}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"#[warn(overflowing_literals)] on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:4:17\n |\nLL | let error = 255i8; //~WARNING literal out of range for i8\n | ^^^^^\n |\n = note: #[warn(overflowing_literals)] on by default\n\n"}
[00:59:39] {"message":"literal out of range for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":210,"byte_end":223,"line_start":9,"line_end":9,"column_start":16,"column_end":29,"is_primary":true,"text":[{"text":" let fail = 0b1000_0001i8; //~WARNING literal out of range for i8","highlight_start":16,"highlight_end":29}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u8` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":210,"byte_end":223,"line_start":9,"line_end":9,"column_start":16,"column_end":29,"is_primary":true,"text":[{"text":" let fail = 0b1000_0001i8; //~WARNING literal out of range for i8","highlight_start":16,"highlight_end":29}],"label":null,"suggested_replacement":"0b1000_0001u8","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:9:16\n |\nLL | let fail = 0b1000_0001i8; //~WARNING literal out of range for i8\n | ^^^^^^^^^^^^^ help: consider using `u8` instead: `0b1000_0001u8`\n |\n = note: the literal `0b1000_0001i8` (decimal `129`) does not fit into an `i8` and will become `340282366920938463463374607431768211329i8`\n\n"}
[00:59:39] {"message":"literal out of range for i64","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":280,"byte_end":304,"line_start":11,"line_end":11,"column_start":16,"column_end":40,"is_primary":true,"text":[{"text":" let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64","highlight_start":16,"highlight_end":40}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x8000_0000_0000_0000i64` (decimal `9223372036854775808`) does not fit into an `i64` and will become `340282366920938463454151235394913435648i64`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u64` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":280,"byte_end":304,"line_start":11,"line_end":11,"column_start":16,"column_end":40,"is_primary":true,"text":[{"text":" let fail = 0x8000_0000_0000_0000i64; //~WARNING literal out of range for i64","highlight_start":16,"highlight_end":40}],"label":null,"suggested_replacement":"0x8000_0000_0000_0000u64","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i64\n --> /checkout/src/test/ui/lint/type-overflow.rs:11,"rendered":null}],"rendered":"warning: literal out of range for u32\n --> /checkout/src/test/ui/lint/type-overflow.rs:13:16\n |\nLL | let fail = 0x1_FFFF_FFFFu32; //~WARNING literal out of range for u32\n | ^^^^^^^^^^^^^^^^ help: consider using `u64` instead: `0x1_FFFF_FFFFu64`\n |\n = note: the literal `0x1_FFFF_FFFFu32` (decimal `8589934591`) does not fit into an `u32` and will become `4294967295u32`\n\n"}
[00:59:39] {"message":"literal out of range for i128","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":442,"byte_end":483,"line_start":15,"line_end":15,"column_start":22,"column_end":63,"is_primary":true,"text":[{"text":" let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;","highlight_start":22,"highlight_end":63}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0x8000_0000_0000_0000_0000_0000_0000_0000` (decimal `170141183460469231731687303715884105728`) does not fit into an `i128` and will become `170141183460469231731687303715884105728i128`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `u128` instead","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i128\n --> /checkout/src/test/ui/lint/type-overflow.rs:15:22\n |\nLL | let fail: i128 = 0x8000_0000_0000_0000_0000_0000_0000_0000;\n | ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^\n |\n = note: the lie for i8","code":{"code":"overflowing_literals","explanation":null},"level":"warning","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":628,"byte_end":641,"line_start":20,"line_end":20,"column_start":17,"column_end":30,"is_primary":true,"text":[{"text":" let fail = -0b1111_1111i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":30}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `340282366920938463463374607431768211455i8`","code":null,"level":"note","spans":[],"children":[],"rendered":null},{"message":"consider using `i16` instead","code":null,"level":"help","spans":[{"file_name":"/checkout/src/test/ui/lint/type-overflow.rs","byte_start":628,"byte_end":641,"line_start":20,"line_end":20,"column_start":17,"column_end":30,"is_primary":true,"text":[{"text":" let fail = -0b1111_1111i8; //~WARNING literal out of range for i8","highlight_start":17,"highlight_end":30}],"label":null,"suggested_replacement":"0b1111_1111i16","suggestion_applicability":"MachineApplicable","expansion":null}],"children":[],"rendered":null}],"rendered":"warning: literal out of range for i8\n --> /checkout/src/test/ui/lint/type-overflow.rs:20:17\n |\nLL | let fail = -0b1111_1111i8; //~WARNING literal out of range for i8\n | ^^^^^^^^^^^^^ help: consider using `i16` instead: `0b1111_1111i16`\n |\n = note: the literal `0b1111_1111i8` (decimal `255`) does not fit into an `i8` and will become `34028236692093846346337hon" "/usr/bin/python2.7" "--gdb" "/usr/bin/gdb" "--quiet" "--llvm-version" "6.0.0\n" "--system-llvm" "--cc" "" "--cxx" "" "--cflags" "" "--llvm-components" "" "--llvm-cxxflags" "" "--adb-path" "adb" "--adb-test-dir" "/data/tmp/work" "--android-cross-path" "" "--color" "always"
[00:59:39] [00:59:39] [00:59:39] failed to run: /checkout/obj/build/bootstrap/debug/bootstrap test
[00:59:39] Build completed unsuccessfully in 0:03:51
[00:59:39] Build completed unsuccessfully in 0:03:51
[00:59:39] Makefile:48: recipe for target 'check' failed
[00:59:39] make: *** [check] Error 1
The command "stamp sh -x -c "$RUN_SCRIPT"" exited with 2.
travis_time:start:232d8881
$ date && (curl -fs --head https://google.com | grep ^Date: | sed 's/Date: //g' || true)
Thu Jan 17 18:19:27 UTC 2019
---
travis_time:end:020ba840:start=1547749168881951168,finish=1547749168888142812,duration=6191644
travis_fold:end:after_failure.4
travis_fold:start:after_failure.5
travis_time:start:0ba501a9
$ cat ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers || true
cat: ./obj/build/x86_64-unknown-linux-gnu/native/asan/build/lib/asan/clang_rt.asan-dynamic-i386.vers: No such file or directory
travis_fold:end:after_failure.5
travis_fold:start:after_failure.6
travis_time:start:115cd562
$ dmesg | grep -i kill

I'm a bot! I can only do what humans tell me to, so if this was not helpful or you have suggestions for improvements, please ping or otherwise contact @TimNN. (Feature Requests)

kenta7777 · 2019-01-20T12:44:37Z

@oli-obk Thank you for your review. I have fixed the issue.

oli-obk · 2019-01-20T14:47:57Z

The code looks perfect now. Please do another rebase (that should get rid of the merge commits). Just running git pull --rebase upstream master should suffice.

kenta7777 · 2019-01-20T15:18:37Z

@oli-obk I just ran git pull --rebase upstream master and merge commits were removed. Could you review these commits?

oli-obk · 2019-01-25T10:33:50Z

@bors r+

bors · 2019-01-25T10:33:51Z

📌 Commit b80332e has been approved by oli-obk

oli-obk · 2019-01-25T10:34:00Z

@bors rollup

Miri and miri-related code contains repetitions of `(n << amt) >> amt` I reduced some code repetitions contains `(n << amt) >> amt`. This pull request is related to rust-lang#49937.

@ghost

Rollup of 5 pull requests Successful merges: - #56233 (Miri and miri-related code contains repetitions of `(n << amt) >> amt`) - #57645 (distinguish "no data" from "heterogeneous" in ABI) - #57734 (Fix evaluating trivial drop glue in constants) - #57886 (Add suggestion for moving type declaration before associated type bindings in generic arguments.) - #57890 (Fix wording in diagnostics page) Failed merges: r? @ghost

rust-highfive assigned eddyb Nov 26, 2018

rust-highfive added the S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. label Nov 26, 2018

rust-highfive assigned oli-obk and unassigned eddyb Nov 26, 2018

Dylan-DPC-zz added S-waiting-on-author Status: This is awaiting some action (such as code changes or more information) from the author. and removed S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. labels Dec 3, 2018

kenta7777 force-pushed the kenta7777#49937 branch from 712ed93 to 70e85adCompare December 10, 2018 14:47

kenta7777 force-pushed the kenta7777#49937 branch from 36617d4 to dcbd573Compare December 12, 2018 16:10

oli-obk reviewed Jan 15, 2019
View reviewed changes

kenta7777 added 2 commits January 20, 2019 23:49

reduce some code repetitions
a338351

cast the sign_extend result to i128.
b80332e

kenta7777 force-pushed the kenta7777#49937 branch from 3dfed67 to b80332eCompare January 21, 2019 01:34

bors added S-waiting-on-bors Status: Waiting on bors to run and complete tests. Bors will change the label on completion. and removed S-waiting-on-author Status: This is awaiting some action (such as code changes or more information) from the author. labels Jan 25, 2019

Centril mentioned this pull request Jan 25, 2019
Rollup of 5 pull requests #57898
Merged

bors merged commit b80332e into rust-lang:masterJan 26, 2019

kenta7777 deleted the kenta7777#49937 branch February 20, 2019 17:03

Uh oh!

Uh oh!

Conversation

kenta7777 commented Nov 26, 2018

Uh oh!

rust-highfive commented Nov 26, 2018

Uh oh!

rust-highfive commented Nov 26, 2018

Uh oh!

rust-highfive commented Nov 26, 2018

Uh oh!

eddyb commented Nov 26, 2018

Uh oh!

eddyb commented Nov 26, 2018

Uh oh!

eddyb commented Nov 26, 2018• edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

rust-highfive commented Nov 26, 2018

Uh oh!

kenta7777 commented Nov 26, 2018

Uh oh!

eddyb commented Nov 26, 2018

Uh oh!

rust-highfive commented Nov 26, 2018

Uh oh!

Dylan-DPC-zz commented Dec 3, 2018

Uh oh!

eddyb commented Dec 3, 2018

Uh oh!

oli-obk commented Dec 3, 2018

Uh oh!

bors commented Dec 3, 2018

Uh oh!

kenta7777 commented Dec 9, 2018

Uh oh!

oli-obk commented Dec 11, 2018

Uh oh!

rust-highfive commented Dec 11, 2018

Uh oh!

kenta7777 commented Dec 11, 2018

Uh oh!

oli-obk commented Dec 11, 2018

Uh oh!

kenta7777 commented Dec 11, 2018

Uh oh!

oli-obk commented Dec 11, 2018• edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

kenta7777 commented Dec 11, 2018

Uh oh!

oli-obk commented Dec 12, 2018

Uh oh!

rust-highfive commented Dec 12, 2018

Uh oh!

kenta7777 commented Dec 17, 2018

Uh oh!

rust-highfive commented Jan 2, 2019

Uh oh!

stokhos commented Jan 14, 2019

Uh oh!

kenta7777 commented Jan 15, 2019• edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

oli-obkJan 15, 2019

Choose a reason for hiding this comment

Uh oh!

rust-highfive commented Jan 17, 2019

Uh oh!

kenta7777 commented Jan 20, 2019

Uh oh!

oli-obk commented Jan 20, 2019

Uh oh!

kenta7777 commented Jan 20, 2019• edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

oli-obk commented Jan 25, 2019

Uh oh!

bors commented Jan 25, 2019

Uh oh!

eddyb commented Nov 26, 2018•
edited
Loading

oli-obk commented Dec 11, 2018•
edited
Loading

kenta7777 commented Jan 15, 2019•
edited
Loading

kenta7777 commented Jan 20, 2019•
edited
Loading