Popular repositories Loading

1. svreal svrealPublic

   Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

   SystemVerilog 52 11

2. svinst svinstPublic

   Determines the modules declared and instantiated in a SystemVerilog file

   Rust 51 6

3. msdsl msdslPublic

   Automatic generation of real number models from analog circuits

   Python 49 15

4. anasymod anasymodPublic

   A framework for FPGA emulation of mixed-signal systems

   Python 39 11

5. pysvinst pysvinstPublic

   Python library for parsing module definitions and instantiations from SystemVerilog files

   Python 27 7

6. sky130-hello-world sky130-hello-worldPublic

   Minimal SKY130 example with self-checking LVS, DRC, and PEX

   Shell 25 9