Skip to content
View shalan's full-sized avatar

Highlights

  • Pro

Organizations

@AUCOHL

Block or report shalan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. zx16 zx16Public

    A 16-bit RISC-V Inspired ISA

    Python 33 24

  2. Awesome-Sky130-IPs Awesome-Sky130-IPsPublic

    a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) Process Design Kit (PDK).

    28 5

  3. MS_QSPI_XIP_CACHE MS_QSPI_XIP_CACHEPublic

    AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP

    Verilog 19 7

  4. MS_DMAC_AHBL MS_DMAC_AHBLPublic

    A Direct Memory Access Controller (DMAC) with AHB-lite bus interface

    Verilog 19 10

  5. AD_SAR_ADC AD_SAR_ADCPublic

    Digital Standard Cells based SAR ADC

    Verilog 15 2

  6. Chameleon_SoC Chameleon_SoCPublic

    AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...

    Verilog 13 6