#
anlogic
Here are 17 public repositories matching this topic...
AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.
aifpgamcpvhdledaverilogxilinxcursorvivadoclaudequartusintel-fpgaanlogicfpga-designmodel-context-protocol
-
Updated
Aug 17, 2026
Stereo digital 2-way crossover filters processing I2S audio (16bit or 24bit) streams
-
Updated
May 13, 2024 - C++
MLK-L1-CZ06-DR1M90G HDMI Audio
-
Updated
Dec 7, 2024 - Verilog
Eagle-4-MIPI-DSI-5.5-inch-LCD
-
Updated
Jun 24, 2025
Dragon 1 MIPI DSI 5.5 inch LCD
-
Updated
Jul 24, 2025
Turn AI-assisted RTL into a reviewable FPGA engineering flow with 13 focused roles, live contracts, and evidence-triggered P&R.
fpgavhdlverificationedamulti-agentrtlverilogchinesevivadosystemverilogcdcmodelsimcodexpangoanlogictiming-closuresoc-fpgahardware-design
-
Updated
Aug 29, 2026 - PowerShell
Improve this page
Add a description, image, and links to the anlogic topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the anlogic topic, visit your repo's landing page and select "manage topics."