#

clock-division

Here are 2 public repositories matching this topic...

utkarshad21 / Baudrate-Generator

Baudrate Generator (Standard and 16x Oversampling) using Verilog along with Verification

fpga verilog uart vlsi digital-design oversampling clock-divider rtl-design clock-division baudrate-generator oversampling-16x

Updated Mar 17, 2026
Verilog

adilsondias-engineer / 01-fpga-binary-counter-with-reset

VHDL binary counter with reset - Foundation project demonstrating clock division and basic state management on Xilinx Artix-7 FPGA

counter fpga beginner-project vhdl reset xilinx digital-logic artix-7 hardware-design clock-division

Updated Jan 24, 2026
Tcl

Add this topic to your repo

To associate your repository with the clock-division topic, visit your repo's landing page and select "manage topics."