fifo-asynchronous

Here is 1 public repository matching this topic...

raviranjan-vlsi / async-fifo-verilog

Parameterized Asynchronous FIFO in Verilog using Gray Code pointers with Full, Empty, Almost Full, and Almost Empty flags for safe clock domain crossing (CDC).

asynchronous verilog vivado fifo cdc asynchronous-fifo almost-full almost-empty full-empty fifo-asynchronous

Updated May 8, 2026
Verilog

Add this topic to your repo

To associate your repository with the fifo-asynchronous topic, visit your repo's landing page and select "manage topics."

Learn more