functional-ve

Here is 1 public repository matching this topic...

SVPawanAdithya / configurable-multi-mode-spi-master

Configurable Multi-Mode SPI Master RTL design in SystemVerilog with support for all 4 SPI modes, MSB/LSB-first transmission, automated functional verification, Questa simulation, and Quartus synthesis analysis.

asic fsm fpga rtl spi synthesis systemverilog digital-design spi-master quartus questa vlsi-design rtl-design rtl-verification functional-ve

Updated Aug 12, 2026
SystemVerilog

Add this topic to your repo

To associate your repository with the functional-ve topic, visit your repo's landing page and select "manage topics."

Learn more