logic-minimization

Here is 1 public repository matching this topic...

Interactive Karnaugh map minimization tool generating optimized SOP/POS expressions, Verilog code, circuit diagrams, and waveforms.

Add a description, image, and links to the logic-minimization topic page so that developers can more easily learn about it.

To associate your repository with the logic-minimization topic, visit your repo's landing page and select "manage topics."