Pipelined Processor, Cycle Accurate Simulator, UVM, Automation
error-monitoringpipelineassemblerverificationverilogcomputer-architecturecycle-accurateuvmmips-architecturememory-handlerfunctional-modelling
-
Updated
Oct 9, 2024 - Verilog
Pipelined Processor, Cycle Accurate Simulator, UVM, Automation
Class to read and write process memory using kernel32 functions.
Add a description, image, and links to the memory-handler topic page so that developers can more easily learn about it.
To associate your repository with the memory-handler topic, visit your repo's landing page and select "manage topics."