HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.
processor-architecturepipelinesriscvvivadosystemverilogcomputer-architecturegtkwavesystem-veriloguniversity-courserisc-vc-programmingrv32iopen-educationverilatoropen-educational-resourcesprocessor-designassembly-programminghardware-software-codesignmicrocontroller-design
-
Updated
Feb 2, 2026 - SystemVerilog