Skip to content
View vidvidex's full-sized avatar

Highlights

  • Pro

Block or report vidvidex

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. HDL-on-PYNQHDL-on-PYNQPublic

    A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments

    11

  2. zynq-software-custom-ip-guidezynq-software-custom-ip-guidePublic

    A guide on how to package your Verilog code into an IP, run it on a Zynq board and interact with it from software as a bare-metal application.

    SystemVerilog 1

  3. CCNA-snippetsCCNA-snippetsPublic

    A collection of CCNA-level snippets useful when configuring Cisco devices

    6 1

  4. slovarslovarPublic

    Terminološki slovarji na enem mestu

    Python 5

  5. Klipper-on-FlashForge-Creator-Pro-2Klipper-on-FlashForge-Creator-Pro-2Public

    A guide on how to use Klipper on FlashForge Creator Pro 2