Popular repositories Loading

1. RTL_DESIGN_MASTERY RTL_DESIGN_MASTERYPublic

   In these Repo i am gonna sharing my journey towards learning RTL design and synthesis

   8

2. 50_DAYS_OF_VERILOG 50_DAYS_OF_VERILOGPublic

   My journey of building strong foundation in RTL design

   Verilog

3. RISC_V_MASTERY RISC_V_MASTERYPublic

   My learning path of understanding of RISC_V with the help VSD System Design

4. 4kB-SRAM-IP-Design-Verification 4kB-SRAM-IP-Design-VerificationPublic

   This repository documents my work completed under VSD as part of the AI-Assisted 4KB SRAM IP Design Internship. It covers the design, analysis, verification, and documentation of a 4KB SRAM IP usin…

5. Scalable-Duplicate-Detection-Engine Scalable-Duplicate-Detection-EnginePublic

   Parameterized RTL engine for duplicate detection using comparator-matrix architecture and duplicate analysis.

   Verilog

6. PHYSICAL_VERIFICATION_TAPEOUT_READY_SKY130 PHYSICAL_VERIFICATION_TAPEOUT_READY_SKY130Public

   Hands-on documentation of tapeout-ready physical verification using SKY130 PDK, Magic, Netgen, Xschem, ngspice, and OpenLANE.