Skip to content
View vinaynavil's full-sized avatar

    Block or report vinaynavil

    Block user

    Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

    You must be logged in to block users.

    Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
    Report abuse

    Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

    Report abuse

    Popular repositories Loading

    1. FP4-SPARSA FP4-SPARSAPublic

      Sparsity-Aware FP4 Systolic Array MAC Accelerator — Verilog RTL + Python Demo | Kintex-7 FPGA | 350MHz | 44.8 GOPS

      Verilog