Skip to content
View AuringzaibSabir's full-sized avatar
10 followers · 6 following

Achievements

Achievement: Pull Sharkx2

Achievements

Achievement: Pull Sharkx2

Organizations

@merledu

Block or report AuringzaibSabir

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AuringzaibSabir/README.md

Hello World! 👋 I'm Auringzaib Sabir - Design Verification Engineer & Research Associate

I am (!Gold_Medalist || !Failure)

Over the last few years, I have been serving in the semiconductor industry as a hardware verification engineer. I have developed expertise in verification methodologies like UVM, System Verilog, Functional verification, Functional coverages, Python, PCIe, and CXL. I have gained considerable knowledge in the field of semiconductors.

Top LangsAuringzaib's GitHub stats

Connect with me:

websitewebsitewebsitewebsite

Languages and Tools:

System VerilogUVMRISC-VPythonsynosyscadence

Pinned Loading

  1. azadi-verifyazadi-verifyPublic

    Forked from merledu/azadi-verify

    This repository contains tests (in C and assembly both), benchmarks and the test-benches for the verification of Azadi SoC.

    Assembly

  2. common_peripheral_vipscommon_peripheral_vipsPublic

    Forked from merledu/common_peripheral_vips

    SystemVerilog

  3. azadi-newazadi-newPublic

    Forked from merledu/azadi-soc

    Azadi after tapeout

    SystemVerilog

  4. python_projectpython_projectPublic

    Python

  5. uvm_sampleuvm_samplePublic

    This repository contains a sample code of the UVM environment. Use this code as a reference for writing a complex UVM framework.

    SystemVerilog 3 2