Skip to content
View MikeOpenHWGroup's full-sized avatar
💭
Making CORE-V safe for the world to use.
💭
Making CORE-V safe for the world to use.

Organizations

@openhwgroup

Block or report MikeOpenHWGroup

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscv-dvriscv-dvPublic

    Forked from chipsalliance/riscv-dv

    SV/UVM based instruction generator for RISC-V processor verification

    Python 1 1

  2. openhwgroup/cv32e40popenhwgroup/cv32e40pPublic

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog 1.3k 546

  3. openhwgroup/core-v-verifopenhwgroup/core-v-verifPublic

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly 710 323

  4. openhwgroup/programsopenhwgroup/programsPublic

    Documentation for the OpenHW Group's set of CORE-V RISC-V cores

    HTML 230 98