Uh oh!
There was an error while loading. Please reload this page.
- Notifications
You must be signed in to change notification settings - Fork 2
All issues
Issue creation is restricted in this repository
Issues
is:issuestate:open
is:issue state:open
Search results
- Status: Open.#6In PyFPGA/openflow;
Add support for MachXO2 devices (when mature)
enhancementNew feature or requestNew feature or requestStatus: Open.#5In PyFPGA/openflow;Add support for VTR + prj x-ray (when mature)
enhancementNew feature or requestNew feature or requestStatus: Open.#4In PyFPGA/openflow;Add support for apicula
enhancementNew feature or requestNew feature or requestStatus: Open.#3In PyFPGA/openflow;Add support for multiple constraints files
enhancementNew feature or requestNew feature or requestStatus: Open.#2In PyFPGA/openflow;Try to implement mixed languages for synthesis (VHDL+Verilog)
enhancementNew feature or requestNew feature or requestStatus: Open.#1In PyFPGA/openflow;