Skip to content
View hadirkhan10's full-sized avatar
👋
👋

Highlights

  • Pro

Organizations

@merledu

Block or report hadirkhan10

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
hadirkhan10/README.md

Great to see you 👋

  • Currently involved in VLSI-DA group at UC Santa Cruz
  • Working on Graph Neural Networks and VLSI Design and Automation
  • How to reach me: mkhan33@ucsc.edu

Pinned Loading

  1. picofoxypicofoxyPublic

    Forked from merledu/picofoxy

    Pipelined In-order Core for Artix-7 Arty-35T board

    Scala 2

  2. caravel_ibtida_soccaravel_ibtida_socPublic

    Forked from efabless/caravel_mpw-one

    Verilog 9 4

  3. openlane-guiopenlane-guiPublic

    A graphical user interface for the OpenLANE RTL-GDSII flow

    Python 3

  4. caravancaravanPublic

    Forked from merledu/caravan

    A caravan equipped with API for creating bus protocols in Chisel with ease.

    Scala 3

  5. TileLinkTileLinkPublic

    Forked from merledu/TileLink

    TileLink Uncached Lightweight (TL-UL) implementation on Chisel.

    Scala 1

  6. jigsawjigsawPublic

    Forked from merledu/jigsaw

    A platform containing useful peripherals implemented in Chisel that can be attached together to complete the puzzle (SoC).

    Scala 1