Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
simulationverilogvcssynthesisvivadosystemverilogfixed-pointfloating-pointicarus-verilogiverilogicarusverilatorxrunsynthesizablexceliumirunncsim
-
Updated
Jan 13, 2021 - SystemVerilog