ASIC implementation flow infrastructure, successor to OpenLane
-
Updated
Aug 28, 2026 - Python
#
librelane
Here are 7 public repositories matching this topic...
Agentic, evidence-driven Spec-to-RTL-to-GDS workflow with verified RTL and managed LibreLane implementation
-
Updated
Aug 24, 2026 - Python
AI/LLM-assisted circuit design using opensource tools
-
Updated
May 18, 2026 - Python
Chipathon 2026 workshop padring fork of wafer-space/gf180mcu-project-template - adds a workshop slot mirroring JuanMoya/padring_gf180 as a native LibreLane slot.
-
Updated
Apr 24, 2026 - Python
Browser cockpit & IDE for the LibreLane RTL-to-GDS chip flow — run, verify, and explore silicon flows without living in a terminal.
-
Updated
Jul 30, 2026 - Python
Improve this page
Add a description, image, and links to the librelane topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the librelane topic, visit your repo's landing page and select "manage topics."