#
plru
Here are 4 public repositories matching this topic...
A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
-
Updated
Mar 8, 2026 - SystemVerilog
Fully parametric Set Associated Cache with a Pseudo Least Recently Used replacement policy implemented in VHDL.
-
Updated
Jun 30, 2021 - VHDL
A cache controller managing a 4-way set-associative cache memory with PLRUt cache replacement and a main memory
-
Updated
Jun 7, 2026 - Verilog
Add this topic to your repo
To associate your repository with the plru topic, visit your repo's landing page and select "manage topics."