Example of a full DC synthesis script for a simple design
-
Updated
Feb 25, 2019 - Tcl
Example of a full DC synthesis script for a simple design
Cardinal NIC and Chip Multiprocessor
End-to-end RTL to GDSII ASIC physical design implementation at 28nm using Synopsys DC and ICC2 with full timing closure and DRC clean signoff.
To associate your repository with the designcompiler topic, visit your repo's landing page and select "manage topics."